http://iet.metastore.ingenta.com
1887

Implementation of capacitor multiplier with cell-based variable transconductance amplifier

Implementation of capacitor multiplier with cell-based variable transconductance amplifier

For access to this article, please select a purchase option:

Buy eFirst article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Portable and implantable devices dictate the system integration and low power consumption. Digital integrated circuits (ICs) design with small-size transistors enables system integration and low power consumption. However, analogue IC design for biomedical application is critical for system integration and low power consumption. The presence of passive circuit elements such as capacitors that occupies more area on the chip has led the analogue IC's designers to the search for different solutions. Capacitor multiplier is one of intelligent solution for system integration of analogue processing unit of biomedical applications. In this work, a new capacitor multiplier circuit is proposed with recently recommended cell-based variable transconductance amplifier. The performance of the proposed circuit is verified with post-layout simulations and worst-case analysis under 135 corners including variations of process, temperature and power supply. The multiplication factor of the designed capacitor multiplier is 98. The verification of the designed circuit is proved in Cadence environment with TSMC 0.18 μm technology.

http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2018.5217
Loading

Related content

content/journals/10.1049/iet-cds.2018.5217
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address