%0 Electronic Article
%A Tanmai Kulshreshtha
%A Anindya Sundar Dhar
%K high-throughput rate
%K computation proceeds
%K SDFT modules
%K VLSI architecture
%K correct outputs
%K triangular windowed
%K CORDIC algorithm
%K COordinate rotation DIgital computer algorithm
%K (DFT) bins
%K discrete Fourier
%K odd bins
%K generalised architecture
%K direct cascading
%K very-large-scale integration architecture
%K final output
%X This study presents a very-large-scale integration (VLSI) architecture for the triangular windowed sliding discrete Fourier transform (SDFT) based on COordinate rotation DIgital computer (CORDIC) algorithm. In the literature, the triangular windowed SDFT is obtained by direct cascading of two SDFT modules, whereas the idea of direct cascading leads to the error in the odd bins of the spectrum. The proposed architecture is modified to provide the correct outputs with a high-throughput rate compared to the existing designs. The SDFT has a recursive structure, and therefore it accumulates the error over iterations as the computation proceeds. A refreshing mechanism is utilised to limit the inaccuracy at the final output. The concept of generalised architecture as an area efficient implementation for obtaining more number of discrete Fourier transform (DFT) bins is introduced. An architecture is implemented using Verilog HDL on FPGA as well as in ASIC platform, and its arithmetic verification is performed in MATLAB.
%@ 1751-858X
%T Improved VLSI architecture for triangular windowed sliding DFT based on CORDIC algorithm
%B IET Circuits, Devices & Systems
%D March 2019
%V 13
%N 2
%P 251-258
%I Institution of Engineering and Technology
%U https://digital-library.theiet.org/;jsessionid=fc7d94escp30i.x-iet-live-01content/journals/10.1049/iet-cds.2018.5110
%G EN