Improved VLSI architecture for triangular windowed sliding DFT based on CORDIC algorithm

Improved VLSI architecture for triangular windowed sliding DFT based on CORDIC algorithm

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This study presents a very-large-scale integration (VLSI) architecture for the triangular windowed sliding discrete Fourier transform (SDFT) based on COordinate rotation DIgital computer (CORDIC) algorithm. In the literature, the triangular windowed SDFT is obtained by direct cascading of two SDFT modules, whereas the idea of direct cascading leads to the error in the odd bins of the spectrum. The proposed architecture is modified to provide the correct outputs with a high-throughput rate compared to the existing designs. The SDFT has a recursive structure, and therefore it accumulates the error over iterations as the computation proceeds. A refreshing mechanism is utilised to limit the inaccuracy at the final output. The concept of generalised architecture as an area efficient implementation for obtaining more number of discrete Fourier transform (DFT) bins is introduced. An architecture is implemented using Verilog HDL on FPGA as well as in ASIC platform, and its arithmetic verification is performed in MATLAB.


    1. 1)
      • 1. Jacobsen, E., Lyons, R.: ‘Sliding spectrum analysis’, in Lyons, R.G. (Ed.): ‘Streamlining digital signal processing: A tricks of the trade guidebook’ (Wiley-IEEE Press, New Jersey, USA, 2012, 2nd edn.), pp. 175188.
    2. 2)
      • 2. Farhang-Boroujeny, B.: ‘Adaptive filters: theory and applications’ (John Wiley & Sons, West Sussex, UK, 2013, 2nd edn.).
    3. 3)
      • 3. Gronczynski, J.: ‘Recursive Fourier transform algorithms with integrated windowing’, Signal Process., 2007, 87, (5), pp. 10031013.
    4. 4)
      • 4. Lyons, R.G.: ‘Understanding digital signal processing’ (Prentice Hall, New Jersey, USA, 2012, 3rd edn.).
    5. 5)
      • 5. Rapuano, S., Harris, F.J.: ‘An introduction to FFT and time domain windows’, IEEE Instrum. Meas. Mag., 2007, 10, (6), pp. 3244.
    6. 6)
      • 6. Ray, K.C., Dhar, A.S.: ‘CORDIC-based unified VLSI architecture for implementing window functions for real-time spectral analysis’, IEE Proc. Circuits Devices Syst., 2006, 153, (6), pp. 539544.
    7. 7)
      • 7. Aggarwal, S., Khare, K.: ‘CORDIC-based window implementation to minimise area and pipeline depth’, IET Signal Process., 2013, 7, (5), pp. 427435.
    8. 8)
      • 8. Kumar, V., Ray, K.C., Kumar, P.: ‘CORDIC-based VLSI architecture for real-time implementation of flat top window’, Microprocess. Microsyst., 2014, 38, (8), pp. 10631071.
    9. 9)
      • 9. Tan, J., Wen, B., Tian, Y., et al: ‘Frequency convolution for implementing window functions in spectral analysis’, Circuits Syst. Signal Process., 2017, 36, (5), pp. 21982208.
    10. 10)
      • 10. Kulshreshtha, T., Dhar, A.S.: ‘CORDIC-based Hann windowed sliding DFT architecture for real-time spectrum analysis with bounded error accumulation’, IET Circuits Devices Syst., 2017, 11, (5), pp. 487495.
    11. 11)
      • 11. Duda, K.: ‘Accurate, guaranteed-stable, sliding DFT’, in Lyons, R.G. (Ed.): ‘Streamlining digital signal processing: A tricks of the trade guidebook’ (Wiley-IEEE Press, New Jersey, USA, 2012, 2nd edn.), pp. 207214.
    12. 12)
      • 12. Gudovskiy, D.A., Chu, L.: ‘An accurate and stable sliding DFT computed by a modified CIC filter’, IEEE Signal Process. Mag., 2017, 34, (1), pp. 8993.
    13. 13)
      • 13. Kulshreshtha, T., Dhar, A.S.: ‘CORDIC-based high throughput sliding DFT architecture with reduced error-accumulation’, Circuits Syst. Signal Process., 2018, 37, (11), pp. 51015126.
    14. 14)
      • 14. Park, C.S.: ‘The hopping discrete Fourier transform’, IEEE Signal Process. Mag., 2014, 31, (2), pp. 135139.
    15. 15)
      • 15. Wang, Q., Yan, X., Qin, K.: ‘High-precision, permanently stable, modulated hopping discrete Fourier transform’, IEEE Signal Process. Lett., 2015, 22, (6), pp. 748751.
    16. 16)
      • 16. Juang, W.H., Lai, S.C., Chen, K.H., et al: ‘Low-complexity hopping DFT design based on a compact recursive structure’, Electron. Lett., 2017, 53, (1), pp. 2527.
    17. 17)
      • 17. Park, C.S.: ‘Fast, accurate, and guaranteed stable sliding discrete Fourier transform’, IEEE Signal Process. Mag., 2015, 32, (4), pp. 145156.
    18. 18)
      • 18. Park, C.S.: ‘Guaranteed-stable sliding DFT algorithm with minimal computational requirements’, IEEE Trans. Signal Process., 2017, 65, (20), pp. 52815288.
    19. 19)
      • 19. Ray, K.C., Dhar, A.S.: ‘CORDIC-based VLSI architectures of running DFT with refreshing mechanism’, J. Signal Process. Syst., 2018, pp. 112, doi: 10.1007/s11265-018-1362-y.
    20. 20)
      • 20. Arnesen, D.M.: ‘Sliding-window transform with integrated windowing’. U.S. Patent No. 7,020,218 B2, March 2006.
    21. 21)
      • 21. Wang, P.H.: ‘Sliding Fourier transform with generalized triangular windows’. IEEE Int. Conf. Consumer Electron., Taiwan, Taipei, 2015, pp. 250251.
    22. 22)
      • 22. Hu, Y.H.: ‘The quantization effects of the CORDIC algorithm’, IEEE Trans. Signal Process., 1992, 40, (4), pp. 834844.

Related content

This is a required field
Please enter a valid email address