http://iet.metastore.ingenta.com
1887

Novel CNFET ternary circuit techniques for high-performance and energy-efficient design

Novel CNFET ternary circuit techniques for high-performance and energy-efficient design

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Here, the authors propose a new family of ternary circuits for a general design perspective. Besides presenting an efficient ternary logical circuit approaches, the focus of this study is also about introducing techniques for reducing the performance metric cost of the proposed family. Basic ternary arithmetic gates, ternary half-adder, and ternary partial product generator are also proposed for two different levels. First, direct transistor level implementation is considered, next a modification in the gate level implementation representing a state-of-the-art approach is addressed. Carbon nanotube FET (CNFET) is considered as an appropriate technology for implementation and realisation of ternary circuits. Therefore, simulations are carried out at 32 nm CNFET model using Synopsis HSpice tool. Simulation results show the advantages of ternary structures considering the proposed method.

References

    1. 1)
      • 1. Hayes, B.: ‘Third base’, Am. Sci., 2001, 89, (6), pp. 490494.
    2. 2)
      • 2. Wang, L-K., Mark, A.E., Tsen, C., et al: ‘A survey of hardware designs for decimal arithmetic’, IBM J. Res. Dev., 2010, 54, (2), pp. 8:18:15.
    3. 3)
      • 3. Alvarez, A.V.: ‘High-performance decimal floating-point units’, PhD dissertation, University of Santiago de Compostela, 2009.
    4. 4)
      • 4. Stallings, W.: ‘Computer organization and architecture: designing for performance’ (Pearson Education India, India, 2000).
    5. 5)
      • 5. Patterson David, A., Hennessy, J.L.: ‘Computer organization and design RISC-V edition: the hardware software interface’ (Morgan Kaufmann, United States, 2017).
    6. 6)
      • 6. Oklobdzija, V.G.: ‘Digital design and fabrication’ (CRC Press, United States, 2007).
    7. 7)
      • 7. Parhami, B.: ‘Truncated ternary multipliers’, IET Comput. Digit. Tech., 2014, 9, (2), pp. 101105.
    8. 8)
      • 8. Yi, J., Huacan, H., Yangtian, L.: ‘Ternary optical computer architecture’, Phys. Scr., 2005, 2005, (T118), p. 98.
    9. 9)
      • 9. Orbach, R., Lilienthal, S., Klein, M., et al: ‘Ternary DNA computing using 3 × 3 multiplication matrices’, Chem. Sci., 2015, 6, (2), pp. 12881292.
    10. 10)
      • 10. Klein, M., Mol, J.A., Verduijn, J., et al: ‘Ternary logic implemented on a single dopant atom field effect silicon transistor’, Appl. Phys. Lett., 2010, 96, (4), p. 043107.
    11. 11)
      • 11. Han, J., Lim, T., Bong, J., et al: ‘Nanowire-based ternary transistor by threshold-voltage manipulation’, Appl. Phys. Lett., 2014, 104, (14), p. 143509.
    12. 12)
      • 12. Bajec, I.L., Zimic, N., Mraz, M.: ‘The ternary quantum-dot cell and ternary logic’, Nanotechnology, 2006, 17, (8), p. 1937.
    13. 13)
      • 13. Lin, S., Kim, Y.-B., Lombardi, F.: ‘CNTFET-based design of ternary logic gates and arithmetic circuits’, IEEE Trans. Nanotechnol., 2011, 10, (2), pp. 217225.
    14. 14)
      • 14. Tabrizchi, S., Panahi, A., Sharifi, F., et al: ‘A novel method for designing ternary adder cell based on CNFETs’, IET Circuits Devices Syst., 2017, 11, (5), pp. 465470.
    15. 15)
      • 15. Lin, S., Kim, Y.-B., Lombardi, F.: ‘Design of a ternary memory cell using CNTFETs’, IEEE Trans. Nanotechnol., 2012, 11, (5), pp. 10191025.
    16. 16)
      • 16. Moaiyeri, M.H., Doostaregan, A., Navi, K.: ‘Design of energy-efficient and robust ternary circuits for nanotechnology’, IET Circuits Devices Syst., 2011, 5, (4), pp. 285296.
    17. 17)
      • 17. Moaiyeri, M.H., Mirzaee, R.F., Doostaregan, A., et al: ‘A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits’, IET Comput. Digit. Tech., 2013, 7, (4), pp. 167181.
    18. 18)
      • 18. Sridharan, K., Gurindagunta, S., Pudi, V.: ‘Efficient multiternary digit adder design in CNTFET technology’, IEEE Trans. Nanotechnol., 2013, 12, (3), pp. 283287.
    19. 19)
      • 19. Moufah, H.T.: ‘Ternary logic circuits with CMOS integrated circuits’, US Patent 4,107,549, issued15 August 1978.
    20. 20)
      • 20. Doostaregan, A., Moaiyeri, M.H., Navi, K., et al: ‘On the design of new low-power CMOS standard ternary logic gates’. 15th CSI Int. Symp. on Computer Architecture and Digital Systems (CADS), 2010, Tehran, Iran, 2010, pp. 115120.
    21. 21)
      • 21. Deng, J., Philip Wong, H.-S.: ‘A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part I: model of the intrinsic channel region’, IEEE Trans. Electron Devices, 2007, 54, (12), pp. 31863194.
    22. 22)
      • 22. Deng, J., Philip Wong, H.-S.: ‘A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part II: full device model and circuit performance benchmarking’, IEEE Trans. Electron Devices, 2007, 54, (12), pp. 31953205.
    23. 23)
      • 23. Taheri, M.R., Akbar, R., Safaei, F., et al: ‘Comparative analysis of adiabatic full adder cells in CNFET technology’, Eng. Sci. Technol. Int. J., 2016, 19, (4), pp. 21192128.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2018.5036
Loading

Related content

content/journals/10.1049/iet-cds.2018.5036
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address