CORDICbased Hann windowed sliding DFT architecture for realtime spectrum analysis with bounded erroraccumulation
CORDICbased Hann windowed sliding DFT architecture for realtime spectrum analysis with bounded erroraccumulation
 Author(s): Tanmai Kulshreshtha^{ 1} and Anindya S. Dhar^{ 1}
 DOI: 10.1049/ietcds.2016.0375
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
 Author(s): Tanmai Kulshreshtha^{ 1} and Anindya S. Dhar^{ 1}


View affiliations

Affiliations:
1:
Department of Electronics and Electrical Communication Engineering , Indian Institute of Technology, Kharagpur , West Bengal721302 , India

Affiliations:
1:
Department of Electronics and Electrical Communication Engineering , Indian Institute of Technology, Kharagpur , West Bengal721302 , India
 Source:
Volume 11, Issue 5,
September
2017,
p.
487 – 495
DOI: 10.1049/ietcds.2016.0375 , Print ISSN 1751858X, Online ISSN 17518598
This study presents a COordinate rotation DIgital computer (CORDIC)based novel architecture combining the sliding discrete Fourier transform (DFT) with Hann windowing to reduce the leakage effect of the DFT spectrum. The proposed architecture also presents a refreshing approach to minimise error due to the finite wordlength in the output windowed spectrum compared with the existing method. The architecture can also be extended for other high order generalised cosine windows such as Blackman, Blackman–Harris, and flattop. The postroute results on the Virtex6 FPGA as well as the physical ASIC postlayout results are also presented for the proposed architecture.
Inspec keywords: application specific integrated circuits; field programmable gate arrays; digital arithmetic; discrete Fourier transforms; spectral analysis; signal processing
Other keywords: Virtex6 FPGA; bounded erroraccumulation; flattop cosine window; Hann windowed sliding DFT architecture; leakage effect; finite wordlength; CORDIC; sliding discrete Fourier transform; DFT spectrum; realtime spectrum analysis; ASIC postlayout; Blackman–Harris cosine window; cordinate rotation digital computer; high order generalised cosine windows
Subjects: Integral transforms; Signal processing and detection; Integral transforms; Digital signal processing; Logic circuits; Digital arithmetic methods; Logic and switching circuits
References


1)

1. Sherlock, B.G., Monro, D.M.: ‘Moving discrete Fourier transform’, IEE Proc.  F (Radar Signal Process.), 1992, 139, (4), pp. 279–282.


2)

2. Jacobsen, E., Lyons, R.: ‘Sliding spectrum analysis’, in Lyons, R.G. (Ed.): ‘Streamlining digital signal processing: a tricks of the trade guidebook’ (WileyIEEE Press, 2012, 2nd edn.), pp. 175–188.


3)

3. Lyons, R.G.: ‘Understanding digital signal processing’ (Prentice Hall, 2010, 3rd edn.).


4)

4. Harris, F.J.: ‘On the use of windows for harmonic analysis with the discrete Fourier transform’, Proc. IEEE, 1978, 66, (1), pp. 51–83.


5)

5. Nuttall, A.H.: ‘Some windows with very good sidelobe behavior’, IEEE Trans. Acoust. Speech Signal Process., 1981, ASSP29, (1), pp. 84–91.


6)

6. Cerna, M., Harvey, A.F.: ‘The fundamentals of FFTbased signal analysis and measurement’ (National Instruments, Junho, 2000).


7)

7. Ray, K.C., Dhar, A.S.: ‘CORDICbased unified VLSI architecture for implementing window functions for realtime spectral analysis’, IEE Proc. – Circuits Devices Syst., 2006, 153, (6), pp. 539–544.


8)

8. Aggarwal, S., Khare, K.: ‘CORDICbased window implementation to minimise area and pipeline depth’, IET Signal Process.., 2013, 7, (5), pp. 427–435.


9)

9. Kumar, V., Ray, K.C., Kumar, P.: ‘CORDICbased VLSI architecture for realtime implementation of flat top window’, Microprocess. Microsyst., 2014, 38, (8), pp. 1063–1071.


10)

10. Aravena, J.L.: ‘Recursive moving window DFT algorithm’, IEEE Trans. Comput., 1990, 39, (1), pp. 145–148.


11)

11. Kar, D.C., Rao, V.V.B.: ‘A CORDICbased unified systolic architecture for sliding window applications of discrete transforms’, IEEE Trans. Signal Process., 1996, 44, (2), pp. 441–444.


12)

12. Ferris, T.L.J., Grant, A.J.: ‘Frequency domain method for windowing in Fourier analysis’, Electron. Lett., 1992, 28, (15), p. 1440.


13)

13. Clark, B.: ‘Sliding DFT windowing techniques for monotonically decreasing spectral leakage’. U.S. Patent No. 8,559,568, October 2013.


14)

14. Exposito, A.G., Macias, J.A.R.: ‘Fast nonrecursive computation of individual running harmonics’, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2000, 47, (8), pp. 779–782.


15)

15. Andrade, D.A.M., Macias, J.A.R., Exposito, A.G.: ‘Efficient computation of the shorttime DFT based on a modified radix2 decimationinfrequency algorithm’, Signal Process., 2012, 92, (10), pp. 2525–2531.


16)

16. Montoya, D.E.A., Macias, J.A.R., Exposito, A.G.: ‘Shorttime DFT computation by a modified radix4 decimationinfrequency algorithm’, Signal Process., 2014, 94, pp. 81–89.


17)

17. Ray, K.C.: ‘CORDICbased VLSI architectures for realtime digital signal processing’. PhD thesis, Indian Institute of Technology, Kharagpur, 2008.


18)

18. Hu, Y.H.: ‘CORDICbased VLSI architectures for digital signal processing’, IEEE Signal Process. Mag., 1992, 9, (3), pp. 16–35.


19)

19. Villalba, J., Lang, T., Zapata, E.: ‘Parallel compensation of scale factor for the CORDIC algorithm’, The J. VLSI Signal Process., 1998, 19, (3), pp. 227–241.


20)

20. Daggett, D.H.: ‘Decimalbinary conversions in CORDIC’, IRE Trans. Electron. Comput., 1959, EC8, (3), pp. 335–339.


21)

21. Hu, X., Harber, R.G., Bass, S.C.: ‘Expanding the range of convergence of the CORDIC algorithm’, IEEE Trans. Comput., 1991, 40, (1), pp. 13–21.


22)

22. Banerjee, A., Dhar, A.S., Banerjee, S.: ‘FPGA realization of a CORDIC based FFT processor for biomedical signal processing’, Microprocess. Microsyst., 2001, 25, (3), pp. 131–142.


23)

23. Hu, Y.H.: ‘The quantization effects of the CORDIC algorithm’, IEEE Trans. Signal Process., 1992, 40, (4), pp. 834–844.


24)

24. Dick, C.: ‘CORDIC architectures for FPGA computing’, in Hauck, S., DeHon, A. (Ed.): ‘Reconfigurable computing: the theory and practice of FPGAbased computation’ (Morgan Kaufmann Publishers, 2008, 1st edn.), pp. 513–537.


1)