http://iet.metastore.ingenta.com
1887

Low-power and high-speed 13T SRAM cell using FinFETs

Low-power and high-speed 13T SRAM cell using FinFETs

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Fin field-effect transistors (FinFETs) are replacing the traditional planar metal–oxide–semiconductor FETs (MOSFETs) because of superior capability in controlling short channel effects, leakage current, propagation delay, and power dissipation. Planar MOSFETs face the problem of process variability but the FinFETs mitigate the device-performance variability due to number of dopant ions. This work includes the design of static-random access memory (SRAM) cell using FinFETs. The performance analysis of the ST11T, proposed ST13T SRAM cell, and with power gating sleep transistors is given in this study using the Cadence Virtuoso Tool (V.6.1). Owing to its improved gate controllability and scalability, the FinFET transistor structure is better than the conventional planar complementary MOS technology. The proposed design aims at the power reduction and speed improvement for the SRAM cell. From the result it is clear that optimised proposed FinFET-based ST13T SRAM cell is 92% more power efficient with the use of power gating technique, i.e. sleep transistors approach and having 12.84% less delay due to the use of transmission gates in the access path.

References

    1. 1)
      • 1. Ahmad, S., Gupta, M.K., Alam, N., et al: ‘Single-ended Schmitt-trigger-based robust low-power SRAM cell’, IEEE Trans. VLSI Syst., 2016, 24, (8), pp. 26342642.
    2. 2)
      • 2. Salahuddin, S.M., Chan, M.: ‘Eight-FinFET fully differential SRAM cell with enhanced read and write voltage margins’, IEEE Trans. Electron Devices, 2015, 62, (6), pp. 20142021.
    3. 3)
      • 3. Pasandi, G., Fakhraie, S.M.: ‘An 8 T low-voltage and low-leakage half-selection disturb-free SRAM using bulk-CMOS and FinFETs’, IEEE Trans. Electron Devices, 2014, 61, (7), pp. 23572363.
    4. 4)
      • 4. Raj, B., Saxena, A.K., Dasgupta, S.: ‘Nanoscale FINFET based SRAM cell design: analysis of performance metric, process variation, underlapped FINFET and temperature effect’, IEEE Circuits Syst. Mag., Third Quarter, 2011, pp. 3850.
    5. 5)
      • 5. Turi, M.A., Delgado-Frias, J.G.: ‘An evaluation of 6 and 8 T FinFET SRAM cell leakage currents’. IEEE Proc. of 57th Int. Midwest Symp. on Circuits and Systems (MWSCAS), 3–6 August 2014, pp. 523526.
    6. 6)
      • 6. Pasandi, G., Fakhraie, S.M.: ‘A 256-kb 9 T near-threshold SRAM with 1 k cells per bitline and enhanced write and read operations’, IEEE Trans. VLSI Syst., 2015, 23, (11), pp. 24382446.
    7. 7)
      • 7. Wang, J., Calhoun, B.H.: ‘Minimum supply voltage and yield estimation for large SRAMs under parametric variations’, IEEE Trans. VLSI Syst., 2011, 19, (11), pp. 21202125.
    8. 8)
      • 8. Joshi, R.V., Kanj, R., Ramadurai, V.: ‘A novel column-decoupled 8 T cell for low-power differential and domino-based SRAM design’, IEEE Trans. VLSI Syst., 2011, 19, (5), pp. 869882.
    9. 9)
      • 9. Singh, R., Mehra, R.: ‘Power efficient design of multiplexer using adiabatic logic’, Int. J. Adv. Eng. Technol., 2013, 6, (3), pp. 1317.
    10. 10)
      • 10. Yuan, J.S., Bi, Y.: ‘Process and temperature robust voltage multiplier design for RF energy harvesting’, Microelectron. Reliab., 2015, 55, (1), pp. 107113.
    11. 11)
      • 11. Khare, K., Kar, R., Mandal, D., et al: ‘Analysis of leakage current and leakage power reduction during write operation in CMOS SRAM cell’. Proc. of Int. Conf. on Communication and Signal Processing, April 2014, pp. 523527.
    12. 12)
      • 12. Sharma, J., Khandelwal, S., Akashe, S.: ‘Implementation of high performance SRAM cell using transmission gate’. Proc. of Fifth Int. Conf. on Advanced Computing & Communication Technologies, 2015, pp. 257260.
    13. 13)
      • 13. Sikarwar, V., Khandelwal, S., Akashe, S.: ‘Optimization of leakage current in SRAM cell using shorted gate DG FinFET’. Proc. of Third Int. Conf. on Advanced Computing & Communication Technologies, 2013, pp. 166170.
    14. 14)
      • 14. Chodankar, P., Gangad, A., Suryavanshi, I.: ‘Low power SRAM design using independent gate FinFET at 30 nm technology’. Proc. of First Int. Conf. on Computational Systems and Communications (ICCSC), December 2014, pp. 5256.
    15. 15)
      • 15. Anandani, D., Kumar, A., Kanchana Bhaaskaran, V.S.: ‘Gating techniques for 6 T SRAM cell using different modes of FinFET’. Proc. of Int. Conf. on Advances in Computing, Communications and Informatics (ICACCI), August 2015, pp. 483487.
    16. 16)
      • 16. Akashe, S., Mishra, M., Sharma, S.: ‘Self controllable voltage level circuit for low power, high speed 7 T SRAM cell at 45 nm technology’. Proc. of Students Conf. on Engineering and Systems (SCES), March 2012, pp. 15.
    17. 17)
      • 17. Dinesh Kumar, S., Noor Mahammad, S.K.: ‘A novel adiabatic SRAM cell implementation using split level charge recovery logic’. Proc. of 19th Int. Symp. on VLSI Design and Test (VDAT), June 2015, pp. 12.
    18. 18)
      • 18. Roy, K., Prasad, S.: ‘Low power CMOS VLSI circuit design’ (Wiley-Interscience, New York, 2000).
    19. 19)
      • 19. Predictive technology model for 32 nm CMOS FinFET technologies. Available at http://www.eas.asu.edu/∼ptm/.
    20. 20)
      • 20. Doorn, T.S., Ter, E.J.W., Croon, J.A., et al: ‘Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield’. Proc. of 34th European Solid State Circuits Conf. (ESSCIRC), September 2008, pp. 230233.
    21. 21)
      • 21. Sood, T., Mehra, R.: ‘Design a low power half-subtractor using 90 µm CMOS technology’, IOSR J. VLSI Signal Process., 2013, 2, (3), pp. 5156.
    22. 22)
      • 22. Saini, P., Mehra, R.: ‘Leakage power reduction in CMOS VLSI circuits’, Int. J. Comput. Appl., 2012, 55, (8), pp. 4248.
    23. 23)
      • 23. Zhang, Z., Turi, M.A., Delgado-Frias, J.G.: ‘SRAM leakage in CMOS, FinFET and CNTFET technologies: leakage in 8 and 6 T SRAM cells’. Proc. of ACM Great Lakes Symp. VLSI, May 2012, pp. 267270.
    24. 24)
      • 24. Sharma, A., Mehra, R.: ‘Area and power efficient CMOS adder design by hybridizing PTL and GDI technique’, Int. J. Comput. Appl., 2013, 66, (4), pp. 1522.
    25. 25)
      • 25. Madiwalar, B., Kariyappa, B.S.: ‘Single bitline 7 T SRAM cell for low power and high SNM’. Proc. of Int. Multi-Conf. on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), March 2013, pp. 223228.
    26. 26)
      • 26. Gielen, G., Maricau, E., De Wit, P.: ‘Analog circuit reliability in sub-32 nanometer CMOS: analysis and mitigation’. DATE, 2011, pp. 16.
    27. 27)
      • 27. Yuan, J.S., Xu, Y., Yen, S.D., et al: ‘Hot carrier injection stress effect on a 65 nm LNA at 70 GHz’, IEEE Trans. Device Mater. Reliab., 2014, 14, (3), pp. 931934.
    28. 28)
      • 28. Warnock, J.: ‘Circuit and PD challenges at the 14 nm technology node’. Proc. of the 48th Design Automation Conf., 2011, pp. 464467.
    29. 29)
      • 29. Atlas, L., Teman, A., Giterman, R., et al: ‘A low voltage radiation-hardened 13 T SRAM bitcell for ultralow power space applications’, IEEE Trans. on VLSI Syst., 2016, 24, (8), pp. 26222633.
    30. 30)
      • 30. Vamsi Kiran, P.N., Saxena, N.: ‘Parameter analysis of different SRAM cell topologies and design of 10 T SRAM cell at 45 nm technology with improved read speed’, Int. J. Hybrid Inf. Technol., 2016, 9, (2), pp. 111122.
    31. 31)
      • 31. He, W., Chen, J., Luo, J., et al: ‘SRAM cell with asymmetric pass-gate nMOSFETs for embedded memory applications’, Electron. Lett., 2016, 52, (13), pp. 11721173.
    32. 32)
      • 32. Pal, S., Islam, A.: ‘Variation tolerant differential 8 T SRAM cell for ultralow power applications’, IEEE Trans. on Comput.-Aided Des. Int. Circuits and Syst.2016, 35, (4), pp. 549558.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2016.0287
Loading

Related content

content/journals/10.1049/iet-cds.2016.0287
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address