This study introduces a novel architecture for image steganography using reversible logic based on quantum dot cellular automata (QCA). Feynman gate is used to achieve the reversible encoder and decoder for image steganography. A Nanocommunication circuit for image steganography is shown using proposed encoder/decoder circuit. The proposed QCA circuits have lower quantum cost than traditional designs. It shows the cost effectiveness functionality of the proposed designs. The proposed circuit has 28.33% improvement in terms of area over complementary metal–oxide–semiconductor circuit. To perform image steganography LSB technique is used; signal-to-noise ratio (SNR), peak SNR and mean squared error (MSE) are also computed. The proposed QCA encoder/decoder circuit is suitable for reversible computing. To establish this, the heat energy dissipation by the proposed encoder/decoder circuit is estimated. The estimation shows that the encoder/decoder circuit has very low energy dissipation. Single missing/additional cell-based defect analysis is also explored in this study. Reliability of the circuit is tested against different temperatures. Implementation and testing of the circuit are achieved using QCADesigner tool. MATLAB is used to produce the input to the proposed circuit.

References

1. 1)
  - 13. Dysart, T.J.: ‘Modeling of electrostatic QCA wires’, IEEE Trans. Nanotechnol., 2013, 12, (4), pp. 553–560 (doi: 10.1109/TNANO.2013.2257834).
2. 2)
  - 5. Chung, W.J., Smith, B., Lim, S.K.: ‘Node duplication and routing algorithms for quantum-dot cellular automata circuits’, IEE Proc., Circuits Devices Syst., 2006, 153, (5), pp. 497–505 (doi: 10.1049/ip-cds:20050278).
3. 3)
  - 27. Pudi, V., Sridharan, K.: ‘Efficient design of a hybrid adder in quantum-dot cellular automata’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, 19, pp. 1535–1548 (doi: 10.1109/TVLSI.2010.2054120).
4. 4)
  - 8. Das, K., De, D.: ‘Characterization, applicability and defect analysis for tiles nanostructure of quantum dot cellular automata’, J. Mol. Simul., 2011, 37, (3), pp. 210–225 (doi: 10.1080/08927022.2010.536543).
5. 5)
  - 18. Das, J.C., De, D.: ‘User authentication based on quantum-dot cellular automata using reversible logic for secure nanocommunication’, Arab. J. Sci. Eng., 2016, 41, (3), pp. 773–784 (doi: 10.1007/s13369-015-1870-z).
6. 6)
  - 15. Arafat, M.A., Harun-ur-Rashid, A.B.M.: ‘A novel 7 Gbps low-power CMOS ultra-wideband pulse generator’, IET Circuits, Devices Syst., 2012, 6, (6), pp. 406–412 (doi: 10.1049/iet-cds.2012.0057).
7. 7)
  - 23. Das, J.C., De, D.: ‘Quantum dot-cellular automata based reversible low power parity generator and parity checker design for nanocommunication’, Front. Inf. Technol. Electron. Eng., 2015, 17, (3), pp. 224–236.
8. 8)
  - 11. Arjmand, M.M., Soryani, M., Navi, K.: ‘Coplanar wire crossing in quantum cellular automata using a ternary cell’, IET Circuits Devices Syst., 2013, 7, (5), pp. 263–272 (doi: 10.1049/iet-cds.2012.0366).
9. 9)
  - 19. Ali, M.T., Wu, R., Mao, L., et al: ‘High frequency CMOS amplifier with improved linearity’, IET Circuits Devices Syst., 2014, 8, (6), pp. 450–458 (doi: 10.1049/iet-cds.2013.0327).
10. 10)
  - 22. Jendernalik, W., Szczepanski, S., Koziel, S.: ‘Highly linear CMOS triode transconductor for VHF applications’, IET Circuits Devices Syst., 2012, 6, (1), pp. 9–18 (doi: 10.1049/iet-cds.2011.0138).
11. 11)
  - 4. Fredkin, E., Toffoli, T.: ‘Conservative logic’, Int. J.Theor. Phys, 1982, 21, pp. 219–253 (doi: 10.1007/BF01857727).
12. 12)
  - 6. Ottavi, M., Pontarelli, S., Vankamamidi, V., et al: ‘QCA memory with parallel read/serial write: design and analysis’, IEE Proc., Circuits Devices Syst., 2006, 153, (3), pp. 199–206 (doi: 10.1049/ip-cds:20050094).
13. 13)
  - 10. Das, J.C., De, D.: ‘Reversible binary to grey and grey to binary code converter using QCA’, IETE J. Res., 2015, 61, (3), pp. 223–229 (doi: 10.1080/03772063.2015.1018845).
14. 14)
  - 22. Das, J.C., De, D.: ‘Reversible comparator design using quantum dot-cellular automata’, IETE J. Res., 2015, doi: 10.1080/03772063.2015.1088407.
15. 15)
  - 15. Werner, C., Backs, B., Wirnshofer, M., et al: ‘Resilience and yield of flip-flops in future CMOS technologies under process variations and aging’, IET Circuits Devices Syst., 2014, 8, (1), pp. 19–26 (doi: 10.1049/iet-cds.2013.0122).
16. 16)
  - 5. Walus, K., Dysart, T.J., Jullien, G.A., et al: ‘QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata’, IEEE Trans. Nanotechnol., 2004, 3, pp. 26–31 (doi: 10.1109/TNANO.2003.820815).
17. 17)
  - 24. Roy, D., Maitra, S., De, D., et al: ‘Analysis of effect of temperature variation on computational faithfulness of a QCA XOR gate’. Int. Conf. on Electronics, Communication and Instrumentation (ICECI), Kolkata, West Bengal, India, January 2014, pp. 1–4.
18. 18)
  - 17. Das, J.C., De, D.: ‘Novel low power reversible binary incrementer design using quantum-dot cellular automata’, Microprocess. Microsyst., 2015, doi: 10.1016/j.micpro.2015.12.004.
19. 19)
  - 22. Tougaw, P.D., Lent, C.S.: ‘Logical devices implemented using quantum cellular automata’, J. Appl. Phys., 1994, 75, (3), pp. 1818–1825 (doi: 10.1063/1.356375).
20. 20)
  - 25. Boneh, D., Sahai, A., Waters, B.: ‘Functional encryption: definitions and challenges’. Eighth Theory of Cryptography Conf. (TCC), Berlin, March 2011, (LNCS, 6597), pp. 253–273.
21. 21)
  - 21. Das, J.C., Debnath, B., De, D.: ‘Image steganography using quantum dot cellular automata’, Quantum Matter, 2015, 4, (5), pp. 504–517 (doi: 10.1166/qm.2015.1225).
22. 22)
  - 12. Das, K., De, D., De, M.: ‘Realisation of semiconductor ternary quantum dot cellular automata’, IET Micro Nano Lett., 2013, 8, (5), pp. 258–263 (doi: 10.1049/mnl.2012.0618).
23. 23)
  - 7. Das, K., De, D.: ‘Characterization, test and logic synthesis of novel conservative & reversible logic gates for QCA’, Int. J. Nanosci., 2010, 9, (3), pp. 201–214 (doi: 10.1142/S0219581X10006594).
24. 24)
  - 26. Liu, W., Srivastava, S., Lu, L., et al: ‘Are QCA cryptographic circuits resistant to power analysis attack?’, IEEE Trans. Nanotechnol., 2012, 11, (6), pp. 1239–1251 (doi: 10.1109/TNANO.2012.2222663).
25. 25)
  - 9. Das, J.C., De, D.: ‘Quantum dot cellular automata based cipher text design for nano communication’. Proc. Conf. on Radar, Communication and Computing, Tiruvannamalai, Tamilnadu, India, December 2012, pp. 343–348.
26. 26)
  - 9. Perri, S., Corsonello, P., Cocorullo, G.: ‘Design of efficient binary comparators in quantum-dot cellular automata’, IEEE Trans. Nanotechnol., 2014, 13, pp. 192–202 (doi: 10.1109/TNANO.2013.2295711).
27. 27)
  - 10. Cho, H., Swartzlander, E.E.: ‘Adder designs and analyses for quantum-dot cellular automata’, IEEE Trans. Nanotechnol., 2007, 6, (3), pp. 374–383 (doi: 10.1109/TNANO.2007.894839).
28. 28)
  - 15. Sen, B., Dutta, M., Sikdar, B.K.: ‘Efficient design of parity preserving logic in quantum-dot cellular automata targeting enhanced scalability in testing’, Microelectron. J., 2014, 45, pp. 239–248 (doi: 10.1016/j.mejo.2013.11.008).

Reversible logic-based image steganography using quantum dot cellular automata for secure nanocommunication

References

Related content