In this paper, the performance of asymmetric self-cascode (A-SC) fully depleted silicon-on-insulator n-channel metal–oxide–semiconductor field-effect transistors configuration applied to common-source current mirrors (CMs) have been analysed through experimental measurements, comparing with symmetric self-cascode configuration as well as with standard uniformly doped transistor. The mirroring precision, output resistance and output swing have been used as figures of merit to evaluate the improvements achieved with the use of A-SC transistors. Two-dimensional numerical simulations have been also performed in order to further explore the advantages of A-SC transistor in common-source CMs. The obtained results have shown that the best mirroring precision has been obtained with larger channel lengths of the transistor near the source. Despite the worsened intrinsic mismatching presented by common-source CMs implemented with A-SC transistors in comparison with single transistor CM, the A-SC structure has allowed larger output resistance, breakdown voltage and better mirroring precision.

References

1. 1)
  - 7. Crawley, P.J., Roberts, G.W.: ‘Designing operational transconductance amplifiers for low voltage operation’. Int. Symp. on Circuits and Systems, Chicago, USA, 1993, pp. 1455–1458.
2. 2)
  - 17. Doria, R.T., Trevisoli, R., Souza, M.de, et al: ‘Analog performance improvement of self-cascode structures composed by UTBB transistors using back gate bias’. 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conf., Rohnert Park, USA, 2015, pp. 1–3.
3. 3)
  - 23. Sentaurus Device User Guide, Synopsys, 2010 Version D-2010.03.
4. 4)
  - 13. d'Oliveira, L.M., Trevisoli, R.D., Pavanello, M.A., et al: ‘Analysis of harmonic distortion of asymmetric self-cascode association of SOI nMOSFETs operating in saturation’. 9th Int. Caribbean Conf. on Devices, Circuits and Systems, Playa del Carmen, Mexico, 2014, pp. 1–6.
5. 5)
  - 19. Lakshmikumar, K.R., Hadaway, R.A., Copeland, M.A.: ‘Characterization and modeling of mismatch in MOS transistors for precision analog design’, IEEE J. Solid-State Circuits, 1986, 21, pp. 1057–1066 (doi: 10.1109/JSSC.1986.1052648).
6. 6)
  - 16. Souza, M.de, Flandre, D., Doria, R.T., et al: ‘On the improvement of DC analog characteristics of FD SOI transistors by using asymmetric self-cascode configuration’, Accepted for publication atSolid-State Electron., 2015.
7. 7)
  - 20. Pelgrom, M.J.M., Tuinhout, H.P., Vertregt, M.: ‘Transistor matching in analog CMOS applications’. Int. Electron Devices Meeting Digest of Technical Papers, San Francisco, USA, 1998, pp. 915–918.
8. 8)
  - 12. Souza, M.de, Flandre, D., Pavanello, M.A.: ‘Analog performance of asymmetric self-cascode p-channel fully depleted SOI transistors’. 8th Int. Caribbean Conf. on Devices, Circuits and Systems, Playa del Carmen, Mexico, 2012, pp. 1–4.
9. 9)
  - 3. Kilchytska, V., Neve, A., Vancaillie, L., et al: ‘Influence of device engineering on the analog and RF performances of SOI MOSFETs’, IEEE Trans. Electron Devices, 2003, 50, pp. 577–588 (doi: 10.1109/TED.2003.810471).
10. 10)
  - 2. Kistler, N., Woo, J.: ‘Detailed characterization and analysis of the breakdown voltage in fully depleted SOI n-MOSFET's’, IEEE Trans. Electron Devices, 1994, 41, (7), pp. 1217–1221 (doi: 10.1109/16.293350).
11. 11)
  - 10. Souza, M.de, Flandre, D., Pavanello, M.A.: ‘Asymmetric self-cascode configuration to improve the analog performance of SOI nMOS transistors’. Int. SOI Conf., Tempe, USA, 2011, pp. 1–2.
12. 12)
  - 11. Santos, I.C.B., Souza, M.de, Flandre, D., et al: ‘Asymmetric series association of SOI MOSFET to improve the device analog characteristics’. 7th Workshop of the Thematic Network on Silicon on Insulator, Technology, Devices and Circuits, Granada, Spain, 2011, pp. 103–104.
13. 13)
  - 1. Colinge, J.P.: ‘Silicon-on-insulator technology: materials to VLSI’ (Kluwer Academic, Massachusetts, 2004, 3rd edn.).
14. 14)
  - 14. Souza, M.de, Kilchtyska, V., Flandre, D., et al: ‘Liquid helium temperature analog operation of asymmetric self-cascode FD SOI MOSFETs’. Int. SOI Conf., Napa, USA, 2012, pp. 1–2.
15. 15)
  - 6. Laker, K.R., Sansen, W.M.C.: ‘Design of analog integrated circuits and systems’ (McGraw-Hill, New-York, 1994).
16. 16)
  - 9. Galup-Montoro, C., Schneider, M.C.: ‘Series-parallel association of FET's for high gain and high frequency application’, IEEE J. Solid-State Circuits, 1994, 29, pp. 1094–1101 (doi: 10.1109/4.309905).
17. 17)
  - 4. Flandre, D., Adriaensen, S., Akheyar, A., et al: ‘Fully depleted SOI CMOS technology for heterogeneous micropower, high temperature or RF Microsystems’, Solid-State Electron., 2001, 45, pp. 541–549 (doi: 10.1016/S0038-1101(01)00084-3).
18. 18)
  - 8. Gao, M., Colinge, J.P., Lauwers, L., et al: ‘Twin-MOSFET structure for suppression of kink and parasitic bipolar effect in SOI MOSFET's at room and liquid helium temperatures’, Solid-State Electron., 1992, 35, (4), pp. 505–512 (doi: 10.1016/0038-1101(92)90112-P).
19. 19)
  - 5. Choi, J.I., Fossum, J.G.: ‘Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFETs’, IEEE Trans. Electron Devices, 1991, 38, pp. 1384–1391 (doi: 10.1109/16.81630).
20. 20)
  - 15. Doria, R.T., Trevisoli, R.D., Souza, M.de, et al: ‘Application of junctionless nanowire transistor in the self-cascode configuration to improve the analog performance’. 27th Int. Symp. on Microelectronics Technology and Devices, Brasília, Brazil, (ECS Transactions), 2012, pp. 215–222.
21. 21)
  - 21. Difrenza, R., Llinares, P., Morin, G., et al: ‘A new model for threshold voltage mismatch based on the random fluctuations of dopant number in the MOS transistor gate’. 31th European Solid-State Device Research Conf., Nuremberg, Germany, 2001, pp. 299–302.
22. 22)
  - 22. Jang, W.Y., Wu, C.Y., Wu, H.J.: ‘A new experimental method to determine the saturation voltage of a small-geometry MOSFET’, Solid-State Electron., 1988, 31, (9), pp. 1421–1431 (doi: 10.1016/0038-1101(88)90108-6).
23. 23)
  - 18. Pelgrom, M.J.M., Duinmaijer, A.C.J., Welbers, A.P.G.: ‘Matching properties of MOS transistors’, IEEE J. Solid-State Circuits, 1989, 24, (5), pp. 1433–1440 (doi: 10.1109/JSSC.1989.572629).

Experimental and simulation analysis of electrical characteristics of common-source current mirrors implemented with asymmetric self-cascode silicon-on-insulator n-channel metal–oxide–semiconductor field-effect transistors

References

Related content