© The Institution of Engineering and Technology
Power distribution network (PDN) design in three-dimensional integrated circuit (3D IC) is one of the most important challenges. Power wires and power bumps or power through-silicon-vias (TSVs) are the two major factors that affect the voltage as the IR-drop of 3D ICs. Different parameters of power wires and different insertions of power bumps/TSVs cause different IR-drop distribution. In this study, the authors propose 3D power concurrent optimisation to achieve a multi-objective design for 3D IC PDN, which optimises the insertion of power bumps/TSVs according to the IR-drop distribution and concurrently reduces the power wire's routing area so as to lower the metal coverage rate, guaranteeing the IR-drop and other constraints. Results of the experiments show that the proposed method can get more solutions than one after a run with both less power routing area and less number of power bumps/TSVs. In addition, the experiments also show that it is more effective and efficient than the classical exhaustive method.
References
-
-
1)
-
1. Jung, M., Lim, S.K.: ‘A study of IR-drop noise issues in 3D ICs with through-silicon-vias’. IEEE Int. Conf. on 3D System Integration, Munich, Germany, November 2010, pp. 1–7.
-
2)
-
28. He, H., Lu, J.-Q.: ‘Compact models of voltage drops in power delivery network for TSV-based three-dimensional integration’, IEEE Lett. Electron Device, 2013, 34, (3), pp. 438–440 (doi: 10.1109/LED.2013.2238214).
-
3)
-
3. Liu, C.-W., Chang, Y.-W.: ‘Power/ground network and floorplan cosynthesis for fast design convergence’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2007, 26, (4), pp. 693–704 (doi: 10.1109/TCAD.2007.892336).
-
4)
-
24. Kouroussis, D., Najm, F.N.: ‘A static pattern-independent technique for power grid voltage integrity verification’. Proc. of Conf. on Design Automation, Anaheim, CA, June 2003, pp. 99–104.
-
5)
-
2. Khan, N.H., Alam, S.M., Hassoun, S.: ‘Power delivery design for 3-D ICs using different through-silicon via (TSV) technologies’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, 19, (4), pp. 647–658 (doi: 10.1109/TVLSI.2009.2038165).
-
6)
-
10. Chen, H.-T., Lin, H.-L., Wang, Z.-C.: ‘A new architecture for power network in 3D IC’. Proc. of Design, Automation and Test in Europe, Grenoble, France, March 2011, pp. 1–6.
-
7)
-
11. Chowdhury, S.: ‘Optimum design of reliable IC power networks having general graph topologies’. Proc. of Design Automation Conf., Las Vegas, NV, June 1989, pp. 787–790.
-
8)
-
6. Cheng, C.-H., Kuo, C.-H., Huang, S.-H.: ‘TSV number minimization using alternative paths’. IEEE Int. Conf. on Integrated Circuit Design and Technology, Kaohsiung, Taiwan, May 2011, pp. 1–4.
-
9)
-
22. Wang, F., Zhu, Z., Yang, Y., et al: ‘An effective approach of reducing the keep-out-zone induced by coaxial through-silicon-via’, IEEE Trans. Electron Devices, 2014, 61, (8), pp. 2928–2934 (doi: 10.1109/TED.2014.2330838).
-
10)
-
17. Khan, N.H., Reda, S., Hassoun, S.: ‘Early estimation of TSV area for power delivery in 3-d integrated circuits’. IEEE Conf. on 3D System Integration, Munich, Germany, November 2010, pp. 1–6.
-
11)
-
12. Knechtel, J., Markov, I.L., Lienig, J., et al: ‘Multiobjective optimization of deadspace, a critical resource for 3D-IC integration’. IEEE ACM Int. Conf. on Computer-Aided Design, Digest of Technical Papers, San Jose, CA, November 2012, pp. 705–712.
-
12)
-
23. Katti, G., Stucchi, M., Demeyer, K., Dehaene, W., et al: ‘Electrical modeling and characterization of through silicon via for three-dimensional ICs’, IEEE Trans. Electron Devices, 2010, 57, (1), pp. 256–262 (doi: 10.1109/TED.2009.2034508).
-
13)
-
4. Wang, J., Lu, X., Qiu, W., et al: ‘Static compaction of delay tests considering power supply noise’. IEEE Proc. of Symp. on VLSI Test, Palm Springs, CA, May 2005, pp. 235–240.
-
14)
-
18. Kim, D.H., Athikulwongse, K., Lim, S.K.: ‘A study of through-silicon-via impact on the 3D stacked IC layout’. IEEE ACM Int. Conf. on Computer-Aided Design, Digest of Technical Papers, San Jose, CA, November 2009, pp. 674–680.
-
15)
-
30. Zhao, X., Scheuermann, M.R., Lim, S.K.: ‘Analysis and modeling of DC current crowding for TSV-based 3-D connections and power integrity’, IEEE Trans. Compon. Packag. Manuf. Technol., 2014, 4, (1), pp. 123–133 (doi: 10.1109/TCPMT.2013.2276779).
-
16)
-
29. Wu, X., Hong, X., Cai, Y., et al: ‘Area minimization of power distribution network using efficient nonlinear programming techniques’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2004, 23, (7), pp. 1086–1094 (doi: 10.1109/TCAD.2004.829809).
-
17)
-
23. Zhou, Q., Shi, J., Liu, B., et al: ‘Floorplanning considering IR drop in multiple supply voltages island designs’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, 19, (4), pp. 638–646 (doi: 10.1109/TVLSI.2009.2037428).
-
18)
-
9. Su, H., Gala, K., Sapatnekar, S.S.: ‘Fast analysis and optimization of power/ground networks’. IEEE ACM Int. Conf. on Computer-Aided Design, Digest of Technical Papers, San Jose, CA, November 2000, pp. 477–482.
-
19)
-
15. Zhou, P., Sridharan, K., Sapatnekar, S.S.: ‘Optimizing decoupling capacitors in 3D circuits for power grid integrity’, IEEE Des. Test Comput., 2009, 26, (5), pp. 15–25 (doi: 10.1109/MDT.2009.120).
-
20)
-
16. Xu, Z., Lu, J.-Q., Webb, B.C., et al: ‘Electromagnetic-SPICE modeling and analysis of 3D power network’. Proc. of Conf. on Electronic Components and Technology, Lake Buena Vista, FL, May 2011, pp. 2171–2178.
-
21)
-
19. Tseng, T.-W., Lin, C.-T., Lee, C.-H., et al: ‘A power delivery network (PDN) engineering change order (ECO) approach for repairing IR-drop failures after the routing stage’. Proc. of Int. Symp. on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, April 2014, pp. 1–4.
-
22)
-
8. Wang, S., Firouzi, F., Oboril, F., et al: ‘P/G TSV planning for IR-drop reduction in 3D-ICs’. Proc. of Design, Automation and Test in Europe, Dresden, Germany, March 2014, p. 44.
-
23)
-
27. Jang, C., Chong, J.-w.: ‘Voltage variation aware optimization of power delivery network with power bumps and TSVs placement in 3D IC’, J. ETRI, 2014, 36, pp. 643–653 (doi: 10.4218/etrij.14.0113.1233).
-
24)
-
25. Hung, W.-L., Link, G.M., Xie, Y., et al: ‘Interconnect and thermal-aware floorplanning for 3D microprocessors’. Proc. of Int. Symp. on Quality Electronic Design, San Jose, CA, March 2006, pp. 6–104.
-
25)
-
5. Ahmed, M.A., Chrzanowska-Jeske, M.: ‘Delay and power optimization with TSV-aware 3D floorplanning’. Proc. of Int. Symp. on Quality Electronic Design, Santa Clara, CA, March 2014, pp. 189–196.
-
26)
-
7. Falkenstern, P., Xie, Y., Chang, Y.-W., et al: ‘Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis’. Proc. of Conf. on the Asia and South Pacific Design Automation, Taipei, Taiwan, January 2010, pp. 169–174.
-
27)
-
13. Li, Z., Ma, Y., Zhou, Q., et al: ‘Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs’, VLSI J. Integr., 2013, 46, (1), pp. 1–9 (doi: 10.1016/j.vlsi.2012.05.002).
-
28)
-
26. Tan, X.-D.S., Shi, C.-J.R.: ‘Fast power/ground network optimization based on equivalent circuit modeling’. Proc. of Conf. on Design Automation, Las Vegas, NV, June 2001, pp. 550–554.
-
29)
-
18. Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: ‘A fast and elitist multiobjective genetic algorithm NSGA-II’, IEEE Trans. Evol. Comput., 2002, 6, (2), pp. 182–197 (doi: 10.1109/4235.996017).
-
30)
-
14. Jang, C., Kim, J., Ahn, B., et al: ‘Power bumps and through-silicon-vias placement with optimised power mesh structure for power delivery network in three-dimensional-integrated circuits’, IET Comput. Digit. Tech., 2013, 7, (1), pp. 11–20 (doi: 10.1049/iet-cdt.2012.0047).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0112
Related content
content/journals/10.1049/iet-cds.2015.0112
pub_keyword,iet_inspecKeyword,pub_concept
6
6