© The Institution of Engineering and Technology
The clock distribution network primarily comprises of the clock tree and the flip-flops. The resonant clocking, which drives a clock tree possesses a large potential for a sweeping power minimisation in the clock network. In addition, the clocked flip-flops, being the crucial timing elements, have become a major contributor to the total power dissipation. Thus, this study proposes a novel ‘self-gated resonant (SGR) clocked flip-flop’ to address these concerns. The proposed flip-flop achieves reduced dynamic power dissipation, in addition to the negative setup time, which makes the design more tolerant to the clock skew. This feature also reduces the D-Q delay, thus improving the timing performance of the flip-flop. Second, this study investigates the use of the resonant clock in a hierarchical clock tree distribution network operating 1024 flip-flops at its leaf nodes. The advantages of the SGR clocked flip-flop are validated through exhaustive simulations and comparisons, with the flip-flop structures available in the literature. Furthermore, the post-layout simulations of a typical H-clock tree driving the 1024 flip-flops at the leaf cells have been carried out. Cadence® EDA tools and the 45 nm process technology files have been used to substantiate the merits of the proposed design.
References
-
-
1)
-
23. Esmaeili, S.E., Al-Khalili, A.J., Cowan, G.E.R.: ‘A novel approach for skew compensation in energy recovery clock distribution networks’. IEEE 20th Int. Conf. on Microelectronics, December 2008.
-
2)
-
19. Sitik, C., Lerner, S., Taskin, B.: ‘Timing characterization of clock buffers for clock tree synthesis’. Proc. IEEE Int. Conf. on Computer Design (ICCD), October 2014.
-
3)
-
30. Honkote, V., Taskin, B.: ‘Skew analysis and design methodologies for improved performance of resonant clocking’. Proc. IEEE Int. SoC Design Conf. (ISOCC), November 2009, pp. 165–168.
-
4)
-
11. Kong, B.S., Kim, S.S., Jun, Y.H.: ‘Conditional-capture flip-flop for statistical power reduction’, IEEE J. Solid-State Circuits, 2001, 36, (8), pp. 41 263–41 271.
-
5)
-
15. Mahmoodi, H., Tirumalashetty, V., Cooke, M., Roy, K.: ‘Ultra low-power clocking scheme using energy recovery and clock gating’, IEEE Trans. Very Large Scale Integr. Syst., 2009, 17, (1), pp. 33–44 (doi: 10.1109/TVLSI.2008.2008453).
-
6)
-
4. Sathe, V.S., Juang-Ying, Chueh, Papaefthymiou, M.C., et al: ‘Energy-efficient GHz-class charge-recovery logic’, IEEE J. Solid State Circuits, 2007, 42, (1), pp. 38–47 (doi: 10.1109/JSSC.2006.885053).
-
7)
-
12. Ding, L., Mazumder, P., Srinivas, N.: ‘A dual-rail static edge-triggered latch’. Proc. IEEE Int. Symp. Circuits and Systems, May 2001, pp. 645–648.
-
8)
-
29. Esmaeili, S.E., Farhangi, A.M., Al-Khalili, A.J., Cowan, G.E.R.: ‘Reduced wire length clock tree structure using the matched-delay skew compensation technique’. IEEE Canadian Conf. on Electrical and Computer Engineering (CCECE), 2012.
-
9)
-
24. Kanchana Bhaaskaran, V.S., Raina, J.P.: ‘Differential cascode adiabatic logic structure for low power’, J. Low Power Electron., 2008, 4, pp. 178–190 (doi: 10.1166/jolpe.2008.264).
-
10)
-
5. Athas, W.C., Tzartzanis, N., Svensson, L., Peterson, L.: ‘A low-power microprocessor based on resonant energy’, IEEE J. Solid-State Circuits, 1997, 32, (11), pp. 1693–1701 (doi: 10.1109/4.641689).
-
11)
-
18. Wu, Q., Pedram, M., Wu, X., et al: ‘Clock-gating and its application to low power design of sequential circuits’, IEEE Trans. Circuits Syst. I, 2000, 47, (3), pp. 415–420 (doi: 10.1109/81.841927).
-
12)
-
29. Athas, W.C., Svensson, L.J., Koller, J.G., Tzartzanis, N., Chou, E.Y.C.: ‘Low power digital system based on adiabatic-switching principles’, IEEE Trans. VLSI Syst., 1994, 2, (4), pp. 398–406 (doi: 10.1109/92.335009).
-
13)
-
8. Moradi, F., Augstine, C., Goel, A., et al: ‘Data dependent sense amplifier flip-flop for low power application’. CICC IEEE Conf., 2010.
-
14)
-
6. Rabaey, J.M.: ‘Digital integrated circuits’ (Prentice-Hall, Englewood Cliffs, NJ, 1996).
-
15)
-
25. Esmaeili, S.E., Farhangi, A.M., Al-Khalili, A.J., Cowan, G.E.R.: ‘Low-swing differential conditional capturing flip-flop for LC resonant clock distribution networks’, IEEE Trans. Very Large Scale Integr. Syst., 2011.
-
16)
-
20. Reaz, B.I., Amin, N., Ibrahimv, M.I., et al: ‘Zero skew clock routing for fast clock tree generation’. Proc. CCECE, 2008, pp. 23–28.
-
17)
-
22. Eudes, T., Ravelo, B.: ‘Analysis of multi-gigabits signal integrity through clock H-tree’, Int. J. Circuit Theory Appl., 2013, 41, (5), pp. 535–549 (doi: 10.1002/cta.818).
-
18)
-
14. Hwang, Y.T., Lin, J.F., Sheu, M.H.: ‘Low power pulse triggered flip-flop design with conditional pulse enhancement scheme’, IEEE Trans. VLSI Syst., 2012, 20, (2), pp. 361–366 (doi: 10.1109/TVLSI.2010.2096483).
-
19)
-
3. Sathe, V.S., Kao, J.C., Papaefthymiou, M.C., et al: ‘Resonant-clock latched-based design’, IEEE J. Solid-State Circuits, 2008, 43, (4), pp. 864–873 (doi: 10.1109/JSSC.2008.917501).
-
20)
-
21. Hungwen, L., Chauchin, S., Chien-Nan, L.J.: ‘A tree-topology multiplexer for multiphase clock system’, IEEE Trans. Circuits Syst. I, 2009, 56, (1), pp. 124–131 (doi: 10.1109/TCSI.2008.926578).
-
21)
-
10. Yan-Yun, D., Ji-Zhong, S.: ‘Structure and design method for pulse triggered flip-flop at switch level’, J. Cent. South Univ. Technol., 2010, 17, pp. 1279–1284 (doi: 10.1007/s11771-010-0632-z).
-
22)
-
1. Voss, B., Glesner, M.: ‘A low power sinusoidal clock’. Proc. IEEE Int. Symp. Circuits and Systems, May 2001, vol. 4, pp. 108–111.
-
23)
-
27. Taskin, B., Kourtev, I.S.: ‘Multi-phase synchronization of non-zero clock skew level-sensitive circuit’, Int. J. Circuits Syst. Comput. (JCSC), 2009, 18, (5), pp. 899–908 (doi: 10.1142/S0218126609005423).
-
24)
-
7. Nikolic, B., Oklobdzija, V.G., Stojanovic, V., et al: ‘Improved sense-amplifier-based flipflop: design and measurements’, IEEE J. Solid-State Circuits, 2000, 35, pp. 876–884 (doi: 10.1109/4.845191).
-
25)
-
28. Esmaeili, S.E., Al-Khalili, A.J., Cowan, G.E.R.: ‘Skew compensation in energy recovery clock distribution networks’, IET Comput. Digit. Tech., 2010, 4, (6), pp. 56–72 (doi: 10.1049/iet-cdt.2008.0155).
-
26)
-
26. Esmaeili, S.E., Al-Khalili, A.J., Cowan, G.E.R.: ‘Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks’, IET Comput. Digit. Tech., 2010, 4, (6), pp. 499–514 (doi: 10.1049/iet-cdt.2010.0005).
-
27)
-
9. Lin, J.F.: ‘Low power pulse triggered flip-flop design using gated pull up control scheme’, Electron. Lett., 2011, 47, (24), pp. 1313–1314 (doi: 10.1049/el.2011.2542).
-
28)
-
17. Tirumalashetty, V., Mahmoodi, H.: ‘Clock gating and negative edge triggering for energy recovery clock’. Proc. IEEE Int. Symp. Circuits and Systems, August 2001, pp. 1141–1144.
-
29)
-
13. Kawaguchi, H., Sakurai, T.: ‘A reduced clock-swing flip-flop (RCSFF) for 63% power reduction’, IEEE J. Solid-State Circuits, 1998, 33, (5), pp. 807–811 (doi: 10.1109/4.668997).
-
30)
-
16. Cooke, M., Mahmoodi, H., Roy, K., et al: ‘Energy recovery clocking scheme and flip-flops for ultra low-energy applications’. Int. Symp. on Low Power Electronic Design, August 2003, pp. 54–59.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0282
Related content
content/journals/10.1049/iet-cds.2014.0282
pub_keyword,iet_inspecKeyword,pub_concept
6
6