The authors present a low-power 850 nm Si optoelectronic integrated circuit (OEIC) receiver fabricated in standard 65 nm complementary metal–oxide semiconductor (CMOS) technology. They analyse power consumption of previously reported CMOS OEIC receivers and determine the authors receiver architecture for low-power operation. Their OEIC receiver consists of a CMOS-compatible avalanche photodetector and electronic circuits that include an inverter-based transimpedance amplifier, a tunable equaliser and a post amplifier. With the fabricated OEIC receiver, they successfully demonstrate 8 Gb/s operation with a bit-error rate <10⁻¹² at incident optical power of −4.5 dBm. Their OEIC receiver consumes 5 mW with 1.2 V supply voltage. To the best of their knowledge, their OEIC receiver achieves the lowest energy efficiency among 850 nm CMOS OEIC receivers.

References

1. 1)
  - 5. Tavernier, F., Steyaert, M.: ‘High-speed optical receives with integrated photodiode in 130 nm CMOS’, IEEE J. Solid-State Circuits, 2009, 44, (10), pp. 2856–2867 (doi: 10.1109/JSSC.2009.2028755).
2. 2)
  - 16. Nazari, M.H., Emami-Neystanak, A.: ‘A 24 Gb/s double-sampling receiver for ultra-low-power optical communication’, IEEE J. Solid-State Circuits, 2013, 48, (2), pp. 344–357 (doi: 10.1109/JSSC.2012.2227612).
3. 3)
  - C. Hermans , M.S.J. Steyaert . A high-speed 850-nm optical receiver front-end in 0.18-µm CMOS. IEEE J. Solid-State Circuits , 1606 - 1614
4. 4)
  - 20. Park, K.-Y., Oh, W.-S., Lee, Y.-S., Choi, W.-Y.: ‘Fully-integrated serial-link receiver with optical interface for long-haul display interconnects’, IET Circuits Devices Syst., 2012, 6, (6), pp. 375–385 (doi: 10.1049/iet-cds.2012.0029).
5. 5)
  - 17. Liu, F.Y., Patil, D., Lexau, J., et al: ‘10 Gbps, 5.3 mW optical transmitter and receiver circuits in 40 nm CMOS’, IEEE J. Solid-State Circuits, 2012, 47, (9), pp. 2049–2067 (doi: 10.1109/JSSC.2012.2197234).
6. 6)
  - 15. Schow, C.L., Rylyakov, A.V., Baks, C., Doany, F.E., Kash, J.A.: ‘25 Gb/s 6.5 pJ/bit 90 nm CMOS-driven multimode optical link’, IEEE Photon. Technol. Lett., 2012, 24, (10), pp. 824–826 (doi: 10.1109/LPT.2012.2188830).
7. 7)
  - 6. Kao, T.S., Musa, F.A., Carusone, A.C.: ‘A 5-Gbit/s CMOS optical receiver with integrated spatially modulated light detector and equalization’, IEEE Trans. Circuits Syst. I, 2010, 57, (11), pp. 2844–2857 (doi: 10.1109/TCSI.2010.2050231).
8. 8)
  - 6. Huang, H.-Y., Chien, J.-C., Lu, L.-H.: ‘A 10-Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback’, IEEE J. Solid-State Circuits, 2007, 42, (5), pp. 1111–1120 (doi: 10.1109/JSSC.2007.894819).
9. 9)
  - 21. Kang, H.-S., Lee, M.-J., Choi, W.-Y.: ‘Si avalanche photodetectors fabricated in standard complementary metal–oxide-semiconductor process’, Appl. Phys. Lett., 2007, 90, (15), pp. 151118-1–151118-3.
10. 10)
  - K. Phang , D.A. Johns . A CMOS optical preamplifier for wireless infrared communications. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 852 - 859
11. 11)
  - 23. Atef, M., Polzer, A., Zimmermann, H.: ‘Avalanche double photodiode in 40 nm standard CMOS technology’, IEEE J. Quantum Electron., 2013, 49, (3), pp. 350–356 (doi: 10.1109/JQE.2013.2246546).
12. 12)
  - 10. Rousson, A., Carusone, T.C.: ‘A multi-lane optical receiver with integrated photodiodes in 90 nm standard CMOS’.OFC/NFOEC Technical Digest. JTh2A.21, 2012, pp. 1–3.
13. 13)
  - M. Ingels , M.S.J. Steyaert . A 1-Gb/s, 0.7-µm CMOS optical receiver with full rail-to-rail output swing. IEEE J. Solid-State Circuits , 7 , 971 - 977
14. 14)
  - 53. Lee, D., Han, J., Han, G., Park, S.: ‘10 Gbit/s 0.0065 mm2 6 mW analogue adaptive equalizer utilizing negative capacitance’, IET Electron. Lett., 2009, 45, (17), pp. 863–865 (doi: 10.1049/el.2009.1525).
15. 15)
  - 25. Lee, M.-J., Kang, H.-S., Choi, W.-Y.: ‘Equivalent circuit model for Si avalanche photodetectors fabricated in standard CMOS process’, IEEE Electron Device Lett., 2008, 29, (10), pp. 1115–1117 (doi: 10.1109/LED.2008.2000717).
16. 16)
  - 3. Chen, W.-Z., Huang, S.-H.: ‘A 2.5 Gbps CMOS fully integrated optical receiver with lateral PIN detector’. Proc. IEEE Custom Integrated Circuit Conf., 2007, pp. 293–296.
17. 17)
  - 14. Atef, M., Zimmermann, H.: ‘Optical receiver using noise cancelling with an integrated photodiode in 40 nm CMOS technology’, IEEE Trans. Circuits Syst. I, 2013, 60, (7), pp. 1929–1936 (doi: 10.1109/TCSI.2012.2230495).
18. 18)
  - 26. Razavi, B.: ‘Design of integrated circuits for optical communications’ (McGraw-Hill, 2003).
19. 19)
  - 11. Ahmad, W., Törmänen, M., Sjöland, H.: ‘Photodiodes in deep submicron CMOS process for fully integrated optical receivers’. Proc. European Solid-State Device Research Conf., 2013, pp. 135–138.
20. 20)
  - 8. Huang, S.-H., Chen, W.-Z., Chang, Y.-W., Huang, Y.-T.: ‘A 10 Gb/s OEIC with meshed spatially-modulated photo detector in 0.18 µm CMOS technology’, IEEE J. Solid-State Circuits, 2011, 46, (5), pp. 1158–1169 (doi: 10.1109/JSSC.2011.2116430).
21. 21)
  - 9. Youn, J.-S., Lee, M.-J., Park, K.-Y., Choi, W.-Y.: ‘10 Gb/s 850 nm CMOS OEIC receiver with a silicon avalanche photodetector’, IEEE J. Quantum Electron., 2012, 48, (2), pp. 229–236 (doi: 10.1109/JQE.2011.2170405).
22. 22)
  - 12. Huang, S.-H., Chen, W.-Z.: ‘A 20 Gb/s optical receiver with integrated photo detector in 40 nm CMOS’. Proc. Asian Solid-State Circuits Conf., 2013, pp. 225–228.
23. 23)
  - 22. Lee, M.-J., Rücker, H., Choi, W.-Y.: ‘Effects of guard-ring structures on the performance of silicon avalanche photodetectors fabricated with standard CMOS technology’, IEEE Electron Device Lett., 2012, 33, (1), pp. 80–82 (doi: 10.1109/LED.2011.2172390).
24. 24)
  - S. Radovanovic , A.J. Annema , B. Nauta . A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication. IEEE J. Solid-State Circuits , 1706 - 1717
25. 25)
  - 7. Lee, D., Han, J., Han, G., Park, S.M.: ‘An 8.5 Gb/s fully integrated CMOS optoelectronic receiver using slope-detection adaptive equalizer’, IEEE J. Solid-State Circuits, 2010, 45, (12), pp. 2861–2873 (doi: 10.1109/JSSC.2010.2077050).
26. 26)
  - 13. Lee, M.-J., Youn, J.-S., Park, K.-Y., Choi, W.-Y.: ‘A fully-integrated 12.5 Gb/s 850 nm CMOS optical receiver based on a spatially-modulated avalanche photodetector’, Opt. Express, 2014, 22, (3), pp. 2511–2518 (doi: 10.1364/OE.22.002511).
27. 27)
  - 4. Chen, W.-Z., Huang, S.-H., Wu, G.-W., et al: ‘A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizer’. Proc. Asian Solid-State Circuits Conf., 2007, pp. 396–399.

Low-power 850 nm optoelectronic integrated circuit receiver fabricated in 65 nm complementary metal–oxide semiconductor technology

References

Related content