© The Institution of Engineering and Technology
Modern digital circuits are facing aggressive technology and voltage scaling under emerging technology generations. This study proposes a circuit-level technique to mitigate the adverse effects of process, voltage and temperature (PVT) variations on the design metrics of full adder (FA) cells under such ultra-deep sub-micron technology nodes. The proposed FA cells exhibit improved variability because of the use of inverting low voltage Schmitt trigger sub-circuits incorporated in the designs in place of inverters. The proposed circuits have been designed to operate in the near-threshold region, which offers a trade-off between performance and power consumption. The comparative analysis based on Monte Carlo simulations in a SPICE environment, using the 16-nm complementary metal-oxide semiconductor predictive technology model, demonstrates that the proposed technique is capable of mitigating the impact of PVT variations on major design metrics such as power, delay and power-delay product in FA cells. This improvement is achieved at the expense of two extra transistors for every replaced inverter in the FA cell.
References
-
-
1)
-
7. Islam, A., Hasan, M.: ‘Design and analysis of power and variability aware digital summing circuit’, ACEEE Int. J. Commun., 2011, 2, (2), pp. 6–14.
-
2)
-
10. Dreslinski, R.G., Wieckowski, M., Blaauw, D., Sylvester, D., Mudge, T.: ‘Near-threshold computing: reclaiming Moore's law through energy efficient integrated circuits’, Proc. IEEE, 2010, 98, (2), pp. 253–266 (doi: 10.1109/JPROC.2009.2034764).
-
3)
-
12. Dokic, B.L.: ‘CMOS Schmitt triggers’, Proc. IEEE Electron. Circuits Syst., 1984, 131, (5), pp. 197–202 (doi: 10.1049/ip-g-1.1984.0037).
-
4)
-
23. Weste, N., Eshraghian, K.: ‘Principles of CMOS VLSI design (a systems perspective)’ (Addison-Wesley Longman Publishing, 1993).
-
5)
-
W. Zhao ,
Y. Cao
.
New generation of predictive technology model for sub-45 nm early design exploration.
IEEE Trans. Electron. Dev.
,
2816 -
2823
-
6)
-
28. Cao, Y.: ‘Predictive technology model for robust nanoelectronic design’ (Springer, 2011).
-
7)
-
19. Kulkarni, S.H., Sylvester, D.M., Blaauw, D.T.: ‘Design-time optimization of post-silicon tuned circuits using adaptive body bias’, IEEE Trans. Comput., Aided Design Integr. Circuits Syst., 2008, 27, (3), pp. 481–494 (doi: 10.1109/TCAD.2008.915529).
-
8)
-
A.M. Shams ,
T.K. Darwish ,
M.A. Bayoumi
.
Performance analysis of low-power 1-bit CMOS full adder cells.
IEEE Trans. VLSI Syst.
,
1 ,
20 -
29
-
9)
-
9. Islam, A., Kafeel, M.A., Pable, S., Hasan, M.: ‘Variation immune near threshold SRAM cell’, Proc. IEEE Int. Conf. Recent Trends Inf. Tech., 2012, 2, pp. 286–291.
-
10)
-
S. Goel ,
A. Kumar ,
M.A. Bayoumi
.
Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style.
IEEE Trans. Very Large Scale Integr. Syst.
,
12 ,
1309 -
1321
-
11)
-
18. Pedroni, V.A.: ‘Low-voltage high-speed Schmitt trigger and compact window comparator’, Electron. Lett., 2005, 41, (22), pp. 1213–1214 (doi: 10.1049/el:20052799).
-
12)
-
15. Kim, D., Kih, J., Kim, W.: ‘A new waveform-reshaping circuit: an alternative approach to Schmitt trigger’, IEEE J. Solid-State Circuits, 1993, 28, (2), pp. 162–164 (doi: 10.1109/4.192048).
-
13)
-
T. Chen ,
S. Naffziger
.
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation.
IEEE Trans. VLSI Syst.
,
5 ,
888 -
899
-
14)
-
27. Semiconductor Industry Association (SIA): ‘International technology roadmap for semiconductors 2009 edition’ (International SEMATECH, 2009).
-
15)
-
J.P. Kulkarni ,
K. Kim ,
K. Roy
.
A 160 mV robust schmitt trigger based subthreshold SRAM.
IEEE J. Solid-State Circuits
,
10 ,
2303 -
2313
-
16)
-
20. Hanson, S., Zhai, B., Mingoo, S., et al: ‘Exploring variability and performance in a sub-200-mV processor’, IEEE J. Solid-State Circuits, 2008, 43, (4), pp. 881–891 (doi: 10.1109/JSSC.2008.917505).
-
17)
-
31. Haghdad, K., Anis, M.: ‘Power yield analysis under process and temperature variations’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (10), pp. 1794–1803 (doi: 10.1109/TVLSI.2011.2163535).
-
18)
-
17. Zhang, A., Srivastava, A., Ajmera, P.K.: ‘Low voltage CMOS Schmitt trigger circuit’, Electron. Lett., 2003, 39, (24), pp. 1696–1698 (doi: 10.1049/el:20031131).
-
19)
-
8. Alioto, M., Palumbo, G., Pennisi, M.: ‘Understanding the effect of process variations on the delay of static and domino logic’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2010, 18, (5), pp. 697–710 (doi: 10.1109/TVLSI.2009.2015455).
-
20)
-
24. Alioto, M., Palumbo, G.: ‘Analysis and comparison on full adder block in submicron technology’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2002, 10, (6), pp. 806–823 (doi: 10.1109/TVLSI.2002.808446).
-
21)
-
26. Lin, J.-F., Hwang, Y.-T., Sheu, M.-H., Ho, C.-C.: ‘A novel high-speed and energy efficient 10-transistor full adder design’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2007, 54, (5), pp. 1050–1059 (doi: 10.1109/TCSI.2007.895509).
-
22)
-
30. Vaddi, R., Dasgupta, S., Agarwal, R.P.: ‘Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS’, IEEE Trans. Electron Devices, 2010, 57, (3), pp. 654–664 (doi: 10.1109/TED.2009.2039529).
-
23)
-
J. Tschanz ,
J. Kao ,
S. Narendra
.
Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage.
IEEE J. SSCs
,
11 ,
1396 -
1402
-
24)
-
R. Zimmermann ,
W. Fichtner
.
Low-power logic styles: CMOS versus pass transistor logic.
IEEE J. Solid-State Circuits
,
7 ,
1079 -
1090
-
25)
-
3. Islam, A., Hasan, M.: ‘Leakage characterization of 10 T SRAM Cell’, IEEE Trans. Electron Devices, 2012, 59, (3), pp. 631–638 (doi: 10.1109/TED.2011.2181387).
-
26)
-
11. Lotze, N., Manoli, Y.: ‘A 62 mV 0.13 µm CMOS standard-cell-based design technique using Schmitt-trigger logic’. Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), 2011, pp. 340–342.
-
27)
-
33. Hanson, S., Zhai, B., Bernstein, K., et al: ‘Ultralow-voltage, minimum-energy CMOS’, IBM J. Res. Dev., 2006, 50, (4.5), pp. 469–490 (doi: 10.1147/rd.504.0469).
-
28)
-
S.F. Al-Sarawi
.
Low power Schmitt trigger circuit.
Electron. Lett.
,
1009 -
1010
-
29)
-
N. Zhuang ,
H. Wu
.
A new design of the CMOS full adder.
IEEE J. Solid-State Circuits
,
5 ,
840 -
844
-
30)
-
2. Sayed, M., Badawy, W.: ‘Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 µm CMOS technologies’, Proc. IEEE Int. Symp. Circuits Syst., 2002, 3, pp. III-559–III-562.
-
31)
-
14. Pfister, A.: ‘Novel CMOS Schmitt trigger with controllable hysteresis’, Electron. Lett., 1992, 28, pp. 639–641 (doi: 10.1049/el:19920404).
-
32)
-
6. Islam, A., Akram, M.W., Pable, S.D., Hasan, M.: ‘Design and analysis of robust dual threshold CMOS full adder circuit in 32 nm technology’. Proc. Int. Conf. Advances Recent Tech. Comm. And Computing (ARTCom), Kottayam, India, October 2010, pp. 418–420.
-
33)
-
5. Rabaey, J.M.: ‘Digital integrated circuits: a design perspective’ (Prentice-Hall, 1996, 2nd edn. .
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0167
Related content
content/journals/10.1049/iet-cds.2014.0167
pub_keyword,iet_inspecKeyword,pub_concept
6
6