Analysis of circuit conditions for optimum intermodulation and gain in bipolar cascomp amplifiers with non-ideal error correction

Analysis of circuit conditions for optimum intermodulation and gain in bipolar cascomp amplifiers with non-ideal error correction

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The cascoded-compensation or ‘Cascomp’ amplifier offers excellent distortion reduction and thermal distortion rejection, but has not seen widespread use because of a limited gain and increased complexity compared with other topologies. The original theory showed that with the addition of an ideal error amplifier the circuit will completely compensate distortion for suitably chosen degeneration and bias values. This research presents a new, rigorous mathematical proof for conditions of compensation. The authors further develop the proof to include the non-idealities of the error amplifier. It is shown that there exists a second bias point, not exposed by the original analysis that offers improved gain while maintaining distortion cancellation. By reducing the error amplifier degeneration resistance, one can increase a Cascomp circuit's overall gain by several dB while maintaining theoretically perfect distortion compensation. A robust bias point is proposed, which takes the advantage of this new theory by optimising circuit values resulting in a comparatively broader and deeper third-order distortion null. The proposed theory is confirmed with simulation and measurement that show agreement within the bounds of process and component error limits.


    1. 1)
      • 1. Quinn, P.A.: ‘Feed-forward amplifier’. US Patent 5,166,634, 27 March 1979.
    2. 2)
      • 2. Quinn, P.A.: ‘A cascode amplifier nonlinearity correction technique’. IEEE Int. Solid-State Circuits Conf., 1981, pp. 188189.
    3. 3)
      • 3. Schlotzhauer, K.G., Metz, A.J.: ‘Cascode feed-forward amplifier’. US Patent 4,322,688, 30 March 1982.
    4. 4)
      • 4. Schlotzhauer, K.G.: ‘Overdrive thermal distortion compensation for a quinn Cascomp amplifier’. US Patent 4,528,517, 9 July 1985.
    5. 5)
      • 5. Gross, W.: ‘High frequency differential amplifier with adjustable damping factor’. US Patent 4,528,515, 9 July 1985.
    6. 6)
      • 6. Garuts, V.: ‘FET transconductance amplifier with improved linearity and gain’. US Patent 4,720,685, 19 January 1988.
    7. 7)
      • 7. Williams, J.: ‘Analog circuit design: art, science, and personalities’ (Butterworth Heinmann, 1999, 1st edn.), pp. 117118.
    8. 8)
    9. 9)
    10. 10)
      • 10. Kim, T., Kim, B.: ‘Linearization of differential CMOS low noise amplifier using cross-coupled post distortion canceller’. IEEE Radio Frequency Integrated Circuits Symp., June 2008, no. 2, pp. 8386.
    11. 11)
    12. 12)
    13. 13)
      • 13. Garuts, V.: ‘Wideband linearized emitter feedback amplifier’. US Patent 4,835,488, 30 May 1989.
    14. 14)
      • 14. Pruijmboom, A., Szmyd, D.: ‘QUBiC3: a 0.5 m BiCMOS production technology, with fT = 30 GHz, fmax = 60 GHz and high-quality passive components for wireless telecommunication applications’. Proc. IEEE BCTM, 1998, pp. 120123.
    15. 15)
      • 15. Duwe, M., Chen, T.: ‘Offset correction of low power high precision op amp using digital assist for biomedical applications’. Proc. Int. Symp. Circuits and Systems (ISCAS), May 2012, pp. 850853.
    16. 16)
    17. 17)
      • 17. Berkner, J.: ‘A survey of DC – methods for determining the series resistances of bipolar transistors including the new ISub – method’. European IC-CAP/HP User Meeting, October 1994, pp. 119.

Related content

This is a required field
Please enter a valid email address