© The Institution of Engineering and Technology
This paper presents a low-power technique to improve reliability of complementary metal oxide semiconductor (CMOS) amplifiers using a shared bias network for input gate and substrate of transistors. The circuit [named reliability improving circuit (RIC)] significantly reduces discrepancy in amplifier gain (S 21, voltage gain), noise figure (NF/NFmin) and output reflection-loss (ORL) parameters resulting from variation in threshold voltage, feature-width, device speed and supply rail. It performs well on both typical- (1.2 V) and low-voltage (0.7 V) platforms of a 90 nm CMOS technology and is able to maintain its consistency within a wide frequency coverage (10–30 GHz) for three different architectures (cascode, low-voltage cascode and common-source). This allows the RIC incorporated front-end to satisfy a broad range of gain, isolation, linearity and NF requirements. The scheme's biasing arrangement is powered from amplifier rails which permit the overall circuit to be driven from a single main supply. Analysis and simulation results demonstrate the technique improving consistency of figures of merit considerably against different aspects of process/system variation without significant degradation of radio frequency performance.
References
-
-
1)
-
24. Karthik, J., Khan, Q., Chi, B., Beattie, W., Wang, Z., Chiang, P.: ‘A self-healing 2.4 GHz LNA with on-chip S11/S21 measurement/calibration for in-situ PVT compensation’. Proc. IEEE Radio Frequency. Int. Circuits Symp., May 2010, pp. 311–314.
-
2)
-
13. Song, Y., Lee, S., Cho, E., Lee, J., Nam, S.: ‘A CMOS class-E power amplifier with voltage stress relief and enhanced efficiency’, IEEE Trans. Microw. Theory Tech., 2010, 58, (2), pp. 310–317 (doi: 10.1109/TMTT.2009.2037877).
-
3)
-
21. Drego, N., Chandrakasan, A., Boning, D.: ‘Lack of spatial correlation in MOSFET threshold voltage variation and implications for voltage scaling’, IEEE Trans. Semicond. Manuf., 2009, 22, (2), pp. 245–255 (doi: 10.1109/TSM.2009.2017645).
-
4)
-
32. Schwierz, F.: ‘RF transistors: performance trends versus IRTS targets’. Proc. Sixth Int. Caribbean Conf. Devices, Circuits and Systems, April 2006, pp. 195–200.
-
5)
-
12. Lin, X.-W.: ‘Design and process variability – the sources and mechanisms’, DAC Tutor. – Pract. Aspects Coping Variability Electr. View, 2006.
-
6)
-
10. Nassif, S.R.: ‘Design for variability in DSM technologies’. Proc. Int. Symp. Quality Electronic Design (ISQED), 2000, pp. 451–454.
-
7)
-
25. Mukadam, M.Y., Filho, O.G., Xuan, Z., Apsel, A.B.: ‘Process variation compensation of a 4.6 GHz LNA in 65 nm CMOS’. Proc. IEEE Int. Symp. Circuits Systems (ISCAS), May–June 2010, pp. 2490–2493.
-
8)
-
6. Andrei, P., Oniciuc, L.: ‘Suppressing random dopant-induced fluctuations of threshold voltages in semiconductor devices’, J. Appl. Phys., 2008, 104, (10), pp. 104508–104510 (doi: 10.1063/1.2973457).
-
9)
-
28. Abrishami, H., Hatami, S., Amelifard, B., Pedram, M.: ‘NBTI-aware flip-flop characterization and design’. Proc. 18th ACM Great Lakes Symp. VLSI, 2008, pp. 29–34.
-
10)
-
33. Chang, L., Choi, Y.-K., Ha, D., et al: ‘Extremely scaled silicon nano-CMOS devices’. Proc. IEEE, November 2003, vol. 91, no. 11, pp. 1860–1873.
-
11)
-
29. Omaa, M., Rossi, D., Bosio, N., Metra, C.: ‘Low cost NBTI degradation detection and masking approaches’, IEEE Trans. Comput., 2013, 62, (3), pp. 496–509 (doi: 10.1109/TC.2011.246).
-
12)
-
34. Sun, S.-W., Tsui, P.G.Y.: ‘Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation’, IEEE J. Solid-State Circuits, 1995, 30, (8), pp. 947–949 (doi: 10.1109/4.400439).
-
13)
-
1. Mitra, S., Brelsford, K., Young, K.M., Lee, H.-H.K., Li, Y.: ‘Robust system design to overcome CMOS reliability challenges’, IEEE J. Emerg. Sel. Top. Circuits Syst., 2011, 1, (1), pp. 30–41 (doi: 10.1109/JETCAS.2011.2135630).
-
14)
-
11. Orshansky, M., Nassif, S., Boning, D.: ‘Design for manufacturability and statistical design: a constructive approach’ (Springer, New York, 2008).
-
15)
-
18. Fang, J., Sapatnekar, S.S.: ‘Incorporating hot-carrier injection effects into timing analysis for large circuits’, IEEE Trans. Very Large Scale Integr. Syst., 2014, 99, (1).
-
16)
-
35. Taur, Y., Ning, T.: ‘Fundamentals of modern VLSI devices’ (Cambridge University Press, UK, 2002).
-
17)
-
8. Chiang, T.-K.: ‘A novel short-channel model for threshold voltage of trigate MOSFETs with localized trapped charges’, IEEE Trans. Device Mater. Reliab., 2012, 12, (2), pp. 311–316 (doi: 10.1109/TDMR.2011.2182198).
-
18)
-
31. Ghai, D., Mohanty, S.P., Kougianos, E.: ‘Design of parasitic and process-variation aware nano-CMOS RF circuits: a VCO case study’, IEEE Trans. VLSI Syst., 2009, 17, (9), pp. 1339–1342 (doi: 10.1109/TVLSI.2008.2002046).
-
19)
-
19. Yuan, J.S., Kritchanchai, E.: ‘Power amplifier resilient design for process, voltage, and temperature variations’, Microelectron. Reliab., 2013, 53, (6), pp. 856–860 (doi: 10.1016/j.microrel.2013.02.003).
-
20)
-
22. Liu, Y., Yuan, J.-S.: ‘CMOS RF low-noise amplifier design for variability and reliability’, IEEE Trans. Device Mater. Reliab., 2011, 11, (3), pp. 450–457 (doi: 10.1109/TDMR.2011.2160350).
-
21)
-
23. Yike, C., Chi, B., Liu, M., Zhang, Y., Li, Y., Wang, Z.: ‘Process variation compensation of a 2.4 GHz LNA in 0.18 μm CMOS using digitally switchable capacitance’. Proc. IEEE Int. Symp. Circuits Systems (ISCAS), May 2007, pp. 2562–2565.
-
22)
-
17. Ma, C., Mattausch, H.J., Miyake, M., et al: ‘Compact reliability model for degradation of advanced p-MOSFETs due to NBTI and hot-carrier effects in the circuit simulation’. Proc. IEEE Reliability Physics Symp. (IRPS), April 2013, pp. 2A.3.1–2A.3.6.
-
23)
-
9. Lu, N.C.-C., Sung, J.M.: ‘Reverse short-channel effects on threshold voltage in submicrometer salicide devices’, IEEE Electron Device Lett., 1989, 10, (10), pp. 446–448 (doi: 10.1109/55.43095).
-
24)
-
26. Wu, Y., Shi, C., Ismail, M., Olsson, H.: ‘Temperature compensation design for a 2.4 GHz CMOS low noise amplifier’. Proc. IEEE Int. Symp. Circuits Systems (ISCAS), May 2000, pp. 323–326.
-
25)
-
15. Kim, E.-H., Choi, J.-K., Yun, S.-O., Ko, J., Lee, K.: ‘A highly efficient 5.8 GHz CMOS transmitter IC with robustness over PVT variations’. Proc. IEEE Radio Frequency Integrated Circuits. Symp. (RFIC), May 2010, pp. 403–406.
-
26)
-
14. Zhang, G., Mora, M.S., Farrell, R.: ‘A built-in-test circuit for functional verification & PVT variations monitoring of CMOS RF circuits’. Proc. IET Irish Signals and Systems Conf., June 2006, pp. 217–222.
-
27)
-
30. Scholvin, J., Greenberg, D.R., Del Alamo, J.A.: ‘RF power potential of 90 nm CMOS: device options, performance, and reliability’. IEEE EDM Technical Digest, December 2004, pp. 455–458.
-
28)
-
4. McPherson, J.W.: ‘Scaling-induced reductions in CMOS reliability margins and the escalating need for increased design-in reliability efforts’. Proc. Int. Symp. Quality Electronic Design, 2001, pp. 123–130.
-
29)
-
3. White, M.: ‘Scaled CMOS reliability and considerations for spacecraft systems: bottom-up and top-down perspectives’. Proc. IEEE Int. Reliability Physics Symp. (IRPS), April 2012, pp. 4B-4.1–4.5.
-
30)
-
13. Mathew, S.K., Srinivasan, S., Anders, M.A., et al: ‘2.4 Gbps, 7 mW all-digital PVT-variation tolerant true random number generator for 45-nm CMOS high-performance microprocessors’, IEEE J. Solid-State Circuits, 2012, 47, (11), pp. 2807–2821 (doi: 10.1109/JSSC.2012.2217631).
-
31)
-
16. Arora, R., Moen, K.A., Madan, A., et al: ‘Impact of body tie and source/drain contact spacing on the hot carrier reliability of 45-nm RF-CMOS’. IEEE Int. Integrated Reliability Workshop Final Report (IRW), October 2010, pp. 56–60.
-
32)
-
2. Nigam, T.: ‘CMOS reliability: from discrete device degradation to circuit aging’. Proc. Int. Symp. VLSI Design, Automation, and Test (IVLSI-DAT), April 2013, p. 1.
-
33)
-
5. Ruberto, M., Degani, O., Wail, S., Tendler, A., Fridman, A., Goltman, G.: ‘A reliability-aware RF power amplifier design for CMOS radio chip integration’. Proc. IEEE Int. Reliability Physics Symp. (IRPS), April–May 2008, pp. 536–540.
-
34)
-
36. Wilkerson, C., Hongliang, G., Alameldeen, A.R., Chishti, Z., Khellah, M., Lu, S.-L.: ‘Trading off cache capacity for reliability to enable low voltage operation’. Proc. 35th Int. Symp. Computer Architecture (ISCA), June 2008, pp. 203–214.
-
35)
-
7. Asenov, A., Saini, S.: ‘Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1 μm MOSFETs with epitaxial and δ-doped channels’, IEEE. Trans. Electron Devices, 1999, 46, (8), pp. 1718–1724 (doi: 10.1109/16.777162).
-
36)
-
27. Dong, Q., Sheng, F., Ran, L., Renzhong, X., Ting, Y., Zhiliang, H.: ‘A current-steering self-calibration 14-bit 100-MSPs DAC’, J. Semicond., 2010, 31, (12), pp. 125007–(1-5) (doi: 10.1088/1674-4926/31/12/125007).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2013.0401
Related content
content/journals/10.1049/iet-cds.2013.0401
pub_keyword,iet_inspecKeyword,pub_concept
6
6