© The Institution of Engineering and Technology
This study documents the speeds of various SRAM buffer memories that are possible in a contemporary fast SiGe heterojunction bipolar transistor (HBT) BiCMOS process. An SRAM in a 0.13 µm HBT BiCMOS technology using current mode logic (CML)-style circuits serves as a basis for the discussion. This basic SRAM design features a CML decoder, CML word line driver, bipolar sense amplifier for achieving high speed and CMOS 6T memory cells for high density. The BiCMOS technology is especially useful for realising ultra-high-speed SRAMs for low level cache memory in high-clock rate computer systems, but when reorganised can also be utilised in analogue-to-digital converter (ADC) systems to store digitalised data. Speed and power tradeoffs can be made using different bias strategies, CML logic levels and different generations of SiGe HBTs. A demonstrated 128 kb SRAM macro consumes 2.7 W at 4 GHz using a −3.4 and −1.5 V supply voltage for the bipolar and CMOS circuits, respectively, and has dimensions of 3.5 mm × 3.6 mm by using IBM 8HP SiGe technology, which provides an HBT with a f T of 210 GHz. This macro can be integrated into large scale, ultra-wide bus SRAMs using heterogeneous silicon and 3D technology. Simulation indicates that with the next generation of SiGe HBTs, this SRAM macro can operate at 5 GHz, while consuming the same amount of power or alternatively consume 0.73 W, which is 73% less power consumption compared to 8HP, while operating with the same frequency of 4 GHz. Reorganising the memory for a 4 way-interleaved ADC, it can accept data written at 9.5 GS/s for 8HP designs, and 11.9 GS/s for 8XP designs.
References
-
-
1)
-
30. Rodwell, M.: ‘High-speed integrated circuit technology: towards 100 GHz logic’ (World Scientific Pub Co Inc., 2001).
-
2)
-
16. McDonald, J.F., Jacob, P., Gutin, A., Zia, A., Liu, X., Kraft, R.: ‘Serial code accelerators for heterogeneous multi-cores employing SiGe HBT BiCMOS and 3D memory for memory wall mitigation’. Int. Conf. on Supercomputing, Workshop on Hardware Accelerators, , June 2009, pp. 110–120.
-
3)
-
11. Carlson, A., Guo, Z., Balasubramanian, S., et al: ‘SRAM read/write margin enhancements using FinFETs’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2010, 18, (6), pp. 887–900 (doi: 10.1109/TVLSI.2009.2019279).
-
4)
-
34. Cai, J., Ning, T.H., D'Emic, C., et al: ‘Complementary thin-base symmetric lateral bipolar transistors on SOI’. 2011 IEEE Int. Electron Devices Meeting (IEDM), December 2011, pp. 386–389.
-
5)
-
Y. Wang ,
U. Bhattacharya ,
F. Hamzaoglu
.
(2009)
A 4.0 GHz 291 Mb voltage-scalable SRAM in 32 nm high-κ metal-gate CMOS with integrated power management.
-
6)
-
39. Suzuki, A., Kobayashi, T., Hamano, T., et al: ‘A 400 MHz 4.5 Mb synchronous BiCMOS SRAM with alternating bit-line loads’. 1996 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 1996, pp. 146–147.
-
7)
-
17. Gutin, A., Jacob, P., Chu, M., et al: ‘Carry chains for ultra-high-speed SiGe HBT adders’, IEEE Trans. Circuits Syst. I: Regular Papers, 2011, 58, (9), pp. 2201–2210 (doi: 10.1109/TCSI.2011.2112850).
-
8)
-
M. Chu ,
P. Jacob ,
J.-W. Kim ,
M.R. LeRoy ,
R.P. Kraft ,
J.F. McDonald
.
A 40 Gs/s time interleaved ADC using SiGe BiCMOS technology.
IEEE J. Solid-State Circuits
,
2 ,
380 -
390
-
9)
-
19. Yamaguchi, K., Nambu, H., Kanetani, K., et al: ‘A 1.5-ns access time, 78-μm2 memory-cell size, 64-kb ECL-CMOS SRAM’, IEEE J. Solid-State Circuits, 1992, 27, (2), pp. 167–174 (doi: 10.1109/4.127339).
-
10)
-
21. Tamba, N., Akimoto, K., Ohhayashi, M., et al: ‘A 1.5 ns 256 kb BiCMOS SRAM with 11 k 60 ps logic gates’. 1993 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 1993, pp. 246–247.
-
11)
-
26. Rabaey, J.M., Chandrakasan, A., Nikolic, B.: ‘Digital integrated circuits, a design perspective’ (Prentice-Hall, 2003, 2nd edn.).
-
12)
-
23. Nambu, H., Kanetani, K., Idei, Y., et al: ‘A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM’, IEEE J. Solid-State Circuits, 1995, 30, (4), pp. 491–499 (doi: 10.1109/4.375971).
-
13)
-
15. Belemjian, P.M., Erdogan, O., Kraft, R.P., McDonald, J.F.: ‘SiGe HBT microprocessor core test vehicle’, Proc. IEEE, 2005, 93, (9), pp. 1669–1678 (doi: 10.1109/JPROC.2005.852548).
-
14)
-
J.K. Kim ,
T.S. Kalkur
.
High-speed current mode logic amplifier using positive feedback and feed-forward source follower techniques for high-speed CMOS I/O buffer.
IEEE J. Solid-State Circuits
,
3 ,
796 -
802
-
15)
-
20. Nambu, H., Kanetani, K., Idei, Y., et al: ‘High-speed sensing techniques for ultrahigh-speed SRAMs’, IEEE J. Solid-State Circuits, 1992, 27, (4), pp. 632–640 (doi: 10.1109/4.126554).
-
16)
-
1. Karl, E., Wang, Y., Ng, Y.-G., et al: ‘A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry’. 2012 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 2012, pp. 230–232.
-
17)
-
12. Wu, S.-Y., Liaw, J.J., Lin, C.Y., et al: ‘A highly manufacturable 28 nm CMOS low power platform technology with fully functional 64 Mb SRAM using dual/tripe gate oxide process’. 2009 Symp. on VLSI Circuits Digest of Technical Papers, June 2009, pp. 210–211.
-
18)
-
25. Nambu, H., Kanetani, K., Yamasaki, K., et al: ‘A 550-ps access 900-MHz 1-Mb ECL-CMOS SRAM’, IEEE J. Solid-State Circuits, 2000, 35, (8), pp. 1159–1168 (doi: 10.1109/4.859505).
-
19)
-
10. Shin, C., Cho, M.H., Tsukamoto, Y., et al: ‘Performance and area scaling benefits of FD-SOI technology for 6-T SRAM Cells at the 22-nm Node’, IEEE Trans. Electron Devices, 2010, 57, (6), pp. 1301–1309 (doi: 10.1109/TED.2010.2046070).
-
20)
-
37. Ye, Y., Khellah, M., Somasekhar, D., et al: ‘A 6-GHz 16-kB L1 cache in a 100-nm dual-VT technology using a bitline leakage reduction (BLR) technique’, IEEE J. Solid-State Circuits, 2003, 38, (5), pp. 839–842 (doi: 10.1109/JSSC.2003.810057).
-
21)
-
6. Pilo, H., Arsovski, I., Batson, K., et al: ‘A 64 Mb SRAM in 32 nm High-k metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements’. 2011 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 2011, pp. 254–256.
-
22)
-
22. Nambu, H., Kanetani, K., Idei, Y., et al: ‘A 0.65 ns, 72 kb ECL-CMOS Ram Macro for A 1 Mb SRAM’. 1994 Symp. on VLSI Circuits Digest of Technical Papers, June 1994, pp. 109–110.
-
23)
-
13. Bidal, G., Boeuf, F., Denorme, S., et al: ‘High velocity Si-nanodot: a candidate for SRAM applications at 16 nm node and below’. 2009 Symp. on VLSI Circuits Digest of Technical Papers, June 2009, pp. 240–241.
-
24)
-
5. Zhang, K., Bhattacharya, U., Ma, L., et al: ‘A fully synchronized, pipelined, and re-configurable 50 Mb SRAM on 90 nm CMOS technology for logic applications’. 2003 Symp. on VLSI Circuits Digest of Technical Papers , June 2003, pp. 253–254.
-
25)
-
14. Wilson, G.R.: ‘Advances in bipolar’, VLSI Proc. IEEE, 1990, 78, (11), pp. 1707–1719 (doi: 10.1109/5.63299).
-
26)
-
38. Tyagi, S., Alavi, M., Bigwood, R., et al: ‘A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects’. 2000 IEEE Int. Electron Devices Meeting (IEDM), December 2000, pp. 567–570.
-
27)
-
3. Hamzaoglu, F., Zhang, K., Wang, Y., et al: ‘A 153Mb-SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal-gate CMOS technology’. 2008 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 2008, pp. 376–377.
-
28)
-
31. Kim, J.-W., Chu, M., Jacob, P., et al: ‘Reconfigurable 40 GHz BiCMOS uniform delay crossbar switch for broadband and wide tuning range narrowband applications’, IET Circuits Devices Syst., 2011, 5, (3), pp. 159–169 (doi: 10.1049/iet-cds.2009.0178).
-
29)
-
8. Sinangil, M.E., Mair, H., Chandrakasan, A.P.: ‘A 28 nm high-density 6 T SRAM with optimized peripheral-assist circuits for operation down to 0.6 V’. 2011 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 2011, pp. 260–262.
-
30)
-
32. Cressler, E.J.: ‘Silicon heterostructure handbook’ (CRC, Boca Raton, FL, 2006).
-
31)
-
24. Higeta, K., Usami, M., Ohayashi, M., et al: ‘A soft-error-immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry’, IEEE J. Solid-State Circuits, 1996, 31, (10), pp. 1443–1450 (doi: 10.1109/4.540054).
-
32)
-
17. Zhang, K., Bhattacharya, U., Zhanping Chen, , Hamzaoglu, F., Murray, D., Vallepalli, N., Yih Wang, , Zheng, B., Bohr, M.: ‘SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction’, IEEE J.l Solid-State Circuits, 2005, 40, (4), pp. 895–901 (doi: 10.1109/JSSC.2004.842846).
-
33)
-
7. Ishii, Y., Tsukamoto, Y., Nii, K., et al: ‘A 28 nm 360 ps-access-time two-port SRAM with a time-sharing scheme to circumvent read disturbs’. 2012 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 2012, pp. 236–238.
-
34)
-
35. Zia, A., Jacob, P., Kim, J.-W., et al: ‘A 3-D cache with ultra-wide data bus for 3-D processor-memory integration’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2010, 18, (6), pp. 967–977 (doi: 10.1109/TVLSI.2009.2017750).
-
35)
-
18. Nambu, H., Kanetani, K., Idei, Y., et al: ‘A 1.5 ns, 64 kb ECL-CMOS SRAM’. 1991 Symp. on VLSI Circuits Digest of Technical Papers, 1991, pp. 11–12.
-
36)
-
9. Anisha, R., Park, S.-Y., Berger, P.R.: ‘90 nm 32 × 32 bit tunneling SRAM memory array with 0.5 ns write access time, 1 ns read access time and 0.5 Volt operation’, IEEE Trans. Circuits Syst. I, 2011, 58, (10), pp. 2432–2445 (doi: 10.1109/TCSI.2011.2123630).
-
37)
-
28. Nah, K., Philhower, R., Van Etten, J.S., et al: ‘F-RISC/G: AlGaAs/GaAs HBT standard cell library’. 1991 IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors Proc., October 1991, pp. 297–300.
-
38)
-
33. Kuan, Z., McDonald, J.F.: ‘Impact of deep-trench-isolation-sharing techniques on ultrahigh-speed digital systems’, IEEE Trans. Circuits Systems II: Express Briefs, 2009, 56, (10), pp. 778–782 (doi: 10.1109/TCSII.2009.2030535).
-
39)
-
36. Pilo, H., Ramadurai, V., Braceras, G., et al: ‘A 450 ps access-time SRAM macro in 45 nm SOI featuring a two-stage sensing-scheme and dynamic power management’. 2008 IEEE Int. Solid-State Circuits Conference Digest of Technical Papers (ISSCC), February 2008, pp. 378–379.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2013.0375
Related content
content/journals/10.1049/iet-cds.2013.0375
pub_keyword,iet_inspecKeyword,pub_concept
6
6