access icon free Power distribution network design with split and merged power rails

In a power distribution network design, it is always desirable to have a clean, undistorted power supply from the voltage source to each of the functional blocks in a microprocessor in order for the chip to function properly. Although a large individual power rails supply is generally preferred, it is usually not feasible in a real-world design due to form factor limitation and cost constraint. Power rails merging not only allows the option for decoupling capacitors sharing, but also reduces the number of voltage sources needed in the designed system. However, by merging power rails, coupling noise is generated between the functional blocks that share the same voltage source. In this study, a study on power rails merger option is carried out based on two aspects: the load current characteristics and the power noise tolerances of the functional blocks being merged.

Inspec keywords: power supply quality; power capacitors; microprocessor chips; distribution networks

Other keywords: microprocessor; load current characteristics; voltage sources; split power rails; merged power rails; decoupling capacitors; undistorted power supply; power noise tolerances; power rails supply; power distribution network

Subjects: Power supply quality and harmonics; Other power apparatus and electric machines; Distribution networks

References

    1. 1)
      • 5. Amelifard, B., Pedram, M.: ‘Design of an efficient power delivery network in an SOC to enable dynamic power management’. ACM/IEEE Int. Symp. on Low Power Electronics and Design, August 2007, pp. 328333.
    2. 2)
      • 1. Swaminathan, M., Engin, E.: ‘Power integrity modeling and design for semiconductors and systems’ (Prentice-Hall, 2007, 1st edn.), Modern Semiconductor Design Series.
    3. 3)
      • 3. Archambeault, B., Cocchini, M., Selli, G., et al: ‘Design methodology for PDN synthesis on multi-layer PCBs’. Proc. EMC EUROPE, Int. Symp. EMC, Hamburg, Germany, September 2008.
    4. 4)
      • 8. Chew, L.W.: ‘Power plane merger option based on load current behaviours’. Proc. IEEE 17th Workshop on Signal and Power Integrity, SPI, Paris, France, May 2013.
    5. 5)
      • 2. Chew, L.W.: ‘Design and analysis of power delivery network in a SoC: A review’. Proc. Int. Conf. Electronics Packaging, ICEP, April 2012.
    6. 6)
      • 4. Huh, S.L., Swaminathan, M.: ‘Are power planes necessary for high speed signaling?’. DesignCon 2012. http://www.esystemdesign.com/pdfs/DesignCon2012_Are_Power_Planes_Necessary.pdf. Last accessed: 13 February 2013.
    7. 7)
      • 10. Popovich, M., Friedman, E.G.: ‘Noise coupling in multi-voltage power distribution systems with decoupling capacitors’. Proc. IEEE Int. Symposium Circuits and Systems, 2005, vol. I, pp. 620623.
    8. 8)
      • 7. Rizzi, R.M., Selli, G., Antonini, G., Orlandi, A., Drewniak, J.L.: ‘A systematic approach for transient analysis of power distribution networks with active device’. Proc. EMC Europe Workshop, Paris, France, June 2007.
    9. 9)
    10. 10)
      • 6. Lai, M., Ricchiuti, V., Orlandi, A., et al: ‘Noise source characterization on the PDN for EMI’. Proc. PIERS, Cambridge, MA, USA, March 2006, pp. 2629.
    11. 11)
      • 12. Knighten, J.L., Archambeault, B., Fan, J., et al: ‘PDN design strategies: II. Ceramic SMT decoupling capacitors – does location matter?’. IEEE EMC Society Newsletter, Issue No.207, pp. 5667, Winter 2006.
    12. 12)
      • 13. Synopsys – SPICE Simulation Tool. http://www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/HSPICE/Pages/default.aspx. Last accessed: February 2013.
    13. 13)
      • 11. Knighten, J.L., Archambeault, B., Fan, J., et al: ‘PDN design strategies: I. Ceramic SMT decoupling capacitors – What values should I choose?’. IEEE EMC Society Newsletter, Fall2005, pp. 3441.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2013.0197
Loading

Related content

content/journals/10.1049/iet-cds.2013.0197
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading