© The Institution of Engineering and Technology
In this study, the authors present field-programmable gate array dynamic power models for basic operators at the architectural level. Other models are developed for operator groups arranged in parallel or in series in the architecture. The operator's characterisation models depend on the frequency variation, the activity rate and precision in the presence of autocorrelation, taking into account the interconnections between operators. The authors have validated their approach by the Euclidean distance and finite-impulse response filter applications while using the operator models in a first step and the IPs models in a second step. The estimation results show that the estimate is even closer to the real value when IPs mathematical models are used, and the experimental ones show a higher average accuracy and the maximum average error reached is equal to 3.7%. The power models are verified by an on-board measurement based on a Virtex2Pro field-programmable gate array real environment and is ready for integration with high-level power optimisation techniques.
References
-
-
1)
-
O. Kisi
.
Multi-layer perceptrons with Levenberg–Marquardt training algorithm for suspended sediment concentration prediction and estimation.
J. Hydrol. Sci.
,
6 ,
1025 -
1040
-
2)
-
Xilinx.: ‘Virtex-II Pro™ (P4/P7) Development Board user's guide’, v4.0, June 2003.
-
3)
-
Xilinx.: ‘Virtex-II Pro and Virtex-II Pro X FPGA user guide UG012’, v4.2, November 2007.
-
4)
-
Xilinx.: ‘Spartan-3 FPGA Starter Kit Board user guide UG130’, v1.2, June 2008.
-
5)
-
Y.A. Durrania ,
T. Riesgob
.
Power estimation technique for DSP architectures.
Digit. Signal Process.
,
2 ,
213 -
219
-
6)
-
R. Jevtic ,
C. Carreras
.
Power measurement methodology for FPGA devices.
IEEE Trans. Instrum. Meas.
,
1 ,
237 -
247
-
7)
-
Jevtic, R., Jovanovic, B., Carreras, C.: `Power estimation of dividers implemented in FPGAs', GLSVLSI'11, May 2011, Lausanne, Switzerland, p. 415–422.
-
8)
-
R. Jevtic ,
C. Carreras
.
Power estimation of embedded multiplier blocks in FPGAs.
IEEE Trans. Very Large Scale Integr. Syst. (VLSI)
,
5 ,
835 -
839
-
9)
-
Clarke, J.A., Gaffar, A.A., Constantinides, G.A., Cheung, P.Y.: `Fast Word level power models for synthesis of FPGA based arithmetic', Proc. Int. Symp. on Circuits and Systems, 2006, Kos, Greece, p. 627–629.
-
10)
-
Oliver, J.P., Eduardo, B.: `Power estimations vs power measurement in cycloneIII devices', Seventh Southern Conf. on Programmable Logic (SPL), April 2011, Cordoba, Argentina, p. 87–90.
-
11)
-
Xilinx.: ‘XtremeDSP for Virtex-4 FPGAs user guide UG073’, v 2.7, May 2008.
-
12)
-
T. Jiang ,
X. Tang ,
P. Banerjee
.
Macro-models for high level area and power estimation on FPGA.
Int. J. Simul. Process Model.
,
162 -
165
-
13)
-
R. Jevtic ,
C. Carreras
.
A complete dynamic power estimation model for data-paths in FPGA DSP designs.
Integr. VLSI J.
,
2 ,
172 -
185
-
14)
-
R. Jevtic ,
C. Carreras ,
G. Caffarena
.
Fast and accurate power estimation of FPGA DSP components based on high level switching activity models.
Int. J. Electron.
,
7 ,
653 -
668
-
15)
-
Garcia, A., Burleson, W., Danger, J.: `Power modelling in field programmable gate arrays (FPGA)', Ninth Int. Workshop FPL'99, August 1999, Glasgow, UK, p. 396–404.
-
16)
-
Meintanis, D., Papaefstathiou, I.: `Power consumption estimations vs measurements for FPGA-based security cores', Int. Conf. on Reconfigurable Computing and FPGAs, December 2008, Cancun, Mexico, p. 433–437.
-
17)
-
Lin, M., Gamal, A.: `A routing fabric for monolithically stacked 3D-FPGA', Proc. FPGA, ACM/SIGDA 15th Int. Symp. on Field Programmable Gate Array, February 2007, Monterey, California, USA, p. 3–12.
-
18)
-
H. Hassan ,
M. Anis ,
M. Elmasry
.
Total power modelling in FPGA under spatial correlation.
IEEE Trans. Very Large Scale Integr. Syst. (VLSI)
,
4 ,
578 -
582
-
19)
-
E. Ahmed ,
J. Rose
.
The effect of LUT and cluster size on deep submicron FPGA performance and density.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
3 ,
288 -
298
-
20)
-
L. Deng ,
K. Sobti ,
Y. Zhan ,
C. Chakrabarti
.
Accurate area, time and power models for FPGA based implementations.
J. Signal Process. Syst.
,
1 ,
39 -
50
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2011.0367
Related content
content/journals/10.1049/iet-cds.2011.0367
pub_keyword,iet_inspecKeyword,pub_concept
6
6