© The Institution of Engineering and Technology
A time-domain adaptive decision feedback equaliser (ADFE) for multi-gigabit wire-line 2-pulse amplitude modulation (PAM) communication systems is proposed. The throughput rate of a conventional ADFE is limited by the loops in the circuit. This investigation develops two methods for breaking or virtually breaking these loops. The first is the method of batch mode coefficient updating (BMCU), and the second is the concurrent lookahead (CLA) method. Since the loops are broken or virtually broken, a pipeline and/or a parallel method can be applied to design a throughput-rate-unlimited ADFE. The results of a simulation of the 10GBASE-S system reveal that the proposed BMCU-based CLA ADFE has the same average signal-to-noise ratio (SNR) as the original sequential ADFE for multi-mode fibres of length 30–90 m.
References
-
-
1)
-
Kasturia, S., Cioffi, J.M.: `Vector coding with decision feedback equalization for partial response channels', IEEE Proc. GLOBECOM, November 1988, p. 853–857.
-
2)
-
10 Gb/s Ethernet over fibre, IEEE Std 802.3ae, 2002.
-
3)
-
Gatherer, A., Meng, T.H.-Y.: `High sampling rate adaptive decision feedback equalizers', IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP), 1990, 2, p. 909–912.
-
4)
-
Parhi, K.K.: `Pipeling of parallel multiplexer loops and decsion feedback equalizers', IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP), 2004, 5, p. 17–21.
-
5)
-
C.-H. Lin ,
A.-Y. Wu ,
F.-M. Li
.
High-performance VLSI architecture of decision feedback equalizer for gigabit systems.
IEEE Trans. Circuits Syst. II
,
911 -
915
-
6)
-
G. Long ,
F. Ling ,
J.G. Proakis
.
The LMS algorithm with delayed coefficient adaptation.
IEEE Trans. Acoust. Speech Signal Process.
,
9 ,
1397 -
1405
-
7)
-
A. Gatherer ,
T.H.-Y. Meng
.
A robust adaptive parallel DFE using extended LMS.
IEEE Trans. Signal Process.
,
2 ,
1000 -
1005
-
8)
-
Lin, Y.-C., Shiue, M.-T., Jou, S.-J.: `10Gbps decision feedback equalizer with dynamic lookahead decision loop', IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2009, p. 1839–1842.
-
9)
-
S. Haykin
.
(1996)
Adaptive filter theory.
-
10)
-
Oh, D., Parhi, K.K.: `Low complexity design of high speed parallel decision feedback equalizers', IEEE Conf. on Application-Specific Systems, Architectures and Processors (ASAP), 2006, p. 118–124.
-
11)
-
K.J. Raghunath ,
K.K. Parhi
.
Parallel adaptive decision feedback equalizers.
IEEE Trans. Signal Process.
,
5 ,
1956 -
1961
-
12)
-
N.R. Shanbhag ,
K.K. Parhi
.
Pipelined adaptive DFE architectures using relaxed look-ahead.
IEEE Trans. Signal Process.
,
6 ,
1368 -
1385
-
13)
-
M. Renfors ,
Y. Neuvo
.
The maximum sampling rate of digital filters under hardware speed constraints.
IEEE Trans. Circuits Syst. II
,
196 -
202
-
14)
-
Ln, C.-S., Lin, Y.-C., Jou, S.-J., Shiou, M.-T.: `Concurrent digital adaptive decision feedback equalizer for 10GBase-LX4 Ethernet system', IEEE Custom Integrated Circuit Conf. (CICC), September 2007, p. 289–292.
-
15)
-
K.K. Parhi
.
(1999)
VLSI digital signal processing systems: design and implementation.
-
16)
-
D.A. George ,
R.R. Bowen ,
J.R. Storey
.
An adaptive decision feedback equalizer.
IEEE Trans. Commun. Technol.
,
3 ,
281 -
293
-
17)
-
K.K. Parhi
.
Design of multigigabit multiplexer-loop-based decision feedback equalizers.
IEEE Trans. VLSI Syst.
,
4 ,
489 -
493
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0445
Related content
content/journals/10.1049/iet-cds.2010.0445
pub_keyword,iet_inspecKeyword,pub_concept
6
6