© The Institution of Engineering and Technology
Owing to increase in parametric variations with technology scaling, accurate estimation of bit-cell failure probability in nano-scale static random access memory (SRAM) has become an extremely challenging task. In this study, the authors propose a method to detect the SRAM bit-cell failure, named ‘critical point sampling’. Using this technique, read and hold failure probability of an SRAM bit-cell can be efficiently estimated in a simulation-based way. Simulation results show that our estimation method provides high accuracy, while being ∼50× faster in computational speed compared to transient Monte-Carlo simulation. The method can be applied to optimise SRAM design for better yield and contributes significantly in reducing the overall design time.
References
-
-
1)
-
Joshi, R.V., Mukhopadhyay, S., Plass, D.W., Chan, Y.H., Chuang, C.-Te., Devgan, A.: `Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell', ESSCIRC Dig. Tech. Papers, 2004, p. 211–214.
-
2)
-
T.W. Anderson ,
D.A. Darling
.
Asymptotic theory of certain “goodness of fit” criteria based on stochastic processes.
Ann. Math. Stat.
,
2 ,
193 -
212
-
3)
-
Kanj, R., Joshi, R., Nassif, S.: `Mixture importance sampling and its application to the analysis of SRAM design in the presence of rare failure events', DAC, 2006.
-
4)
-
J.M. Rabaey ,
A. Chandrakasan ,
B. Nikolic
.
(2003)
Digital integrated circuit.
-
5)
-
http://www.eas.asu.edu/~ptm/.
-
6)
-
A.J. Bhavnagarwala ,
X. Tang ,
J.D. Meindl
.
The impact of intrinsic device fluctuations on CMOS SRAM cell stability.
IEEE J. Solid State Circuits
,
4 ,
658 -
665
-
7)
-
A. Papoulis
.
(1991)
Probability, random variables and stochastic processes.
-
8)
-
E. Seevinck ,
F.J. List ,
J. Lohstroh
.
Static-noise margin analysis of MOS SRAM cells.
IEEE J. Solid-State Circuits
,
748 -
754
-
9)
-
Chang, I., Kang, K., Kim, C.H., Mukhopadhyay, S., Roy, K.: `Fast and accurate estimation of read failure probability using critical point sampling in nano-scaled SRAM', CICC Dig. Tech. Papers, 2005, p. 439–442.
-
10)
-
Y. Taur ,
T.H. Ning
.
(1998)
Fundamentals of modern VLSI devices.
-
11)
-
X. Tang ,
V. De ,
J.D. Meindl
.
Intrinsic MOSFET parameter fluctuations due to random dopant placement.
IEEE Trans. VLSI Syst.
,
369 -
376
-
12)
-
C.H. Kim ,
J. Kim ,
I. Chang ,
K. Roy
.
PVT-aware leakage reduction for on-die caches with improved read stability.
IEEE J. Solid State Circuits
,
1 ,
170 -
178
-
13)
-
S. Mukhopadhyay ,
H. Mahmoodi ,
K. Roy
.
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS.
IEEE Trans. Comput. Aided Des.
,
12 ,
1859 -
1880
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0137
Related content
content/journals/10.1049/iet-cds.2010.0137
pub_keyword,iet_inspecKeyword,pub_concept
6
6