© The Institution of Engineering and Technology
The effects of process variations on the performance of nanometre CMOS circuits have become a serious design issue, aggravated by further scaling of device dimensions. This article presents a statistical TCAD tool called Multilevel-Partitioned REsponse Surface Modelling (M-PRES) to model the impact of manufacturing process variations on circuit performance; an SRAM cell is used as a demonstration vehicle for the tool. A new non-Gaussian approach for modelling variations for sub-90 nm technologies is also presented. A comparison is made with the Monte Carlo approach, demonstrating four times (4×) computationally efficiency for M-PRES without the loss of accuracy. The M-PRES models are also re-usable reducing the computation time for the analysis of other sets of process data down to a few tens of seconds.
References
-
-
1)
-
H. Sato ,
H. Kunitomo ,
K. Tsuneno ,
K. Mori ,
H. Masuda
.
Accurate statistical process variation analysis for 0.25-µm CMOS with advanced TCAD methodology.
IEEE Trans. Semicond. Manuf.
,
575 -
582
-
2)
-
M.D. Mckay ,
R.J. Beckman ,
W.J. Conover
.
Comparison of 3 methods for selecting values of input variables in the analysis of output from a computer code.
Technometrics
,
2 ,
239 -
245
-
3)
-
D.S. Boning ,
P.K. Mozumder
.
DOE/Opt: a system for design of experiments, response surface modeling, and optimization using process and device simulation.
IEEE Trans. Semicond. Manuf.
,
233 -
244
-
4)
-
Giunta, A.A., Wojtkiewicz, S.F., Eldred, M.S.: `Overview of modern design of experiments methods for computational simulations', 41stAIAA Aerospace Sciences Meeting and Exhibit, 2003, Reno, NV.
-
5)
-
S. Mukhopadhyay ,
H. Mahmoodi ,
K. Roy
.
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS.
IEEE Trans. Comput.-Aided Des.
,
12 ,
1859 -
1880
-
6)
-
D. Sylvester ,
K. Agarwal ,
S. Shah
.
Variability in nanometer CMOS: Impact, analysis, and minimization.
Integr. VLSI J., Elsevier
,
319 -
339
-
7)
-
Agarwal, K., Nassif, S.: `Statistical analysis of SRAM cell stability', Design Automation Conf. (DAC), July 2006, p. 57–62.
-
8)
-
Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: `Parameter variations and impact on circuits and microarchitecture', Design Automation Conf., June 2003, p. 338–342.
-
9)
-
Y. Aoki ,
H. Masuda ,
S. Shimda ,
S. Sato
.
A new design-centering methodology for VLSI device development.
IEEE Trans. Comput.-Aided Des.
,
452 -
461
-
10)
-
Ramakrishnan, H., Shedabale, S., Russell, G., Yakovlev, A.: `Statistical variability analysis of a mutual exclusion element for strained silicon processes', Workshop on the Impact of Process Variability on Design and Test, Design Automation and Test (DATE) Conf., 2008.
-
11)
-
(2006)
Minitab release 15, statistical software.
-
12)
-
S. Williams ,
K. Varahramayan
.
A new TCAD-based statistical methodology for the optimization and sensitivity analysis of semiconductor technologies.
IEEE Trans. Semicond. Manuf.
,
208 -
218
-
13)
-
(2003)
TSUPREM4 user's guide.
-
14)
-
S.S. Sapatnekar
.
Variability and statistical design.
IPSJ Trans. Syst. LSI Des. Methodol.
,
18 -
32
-
15)
-
D.C. Montgomery
.
(2001)
Design and analysis of experiments.
-
16)
-
Nassif, S.R.: `Modeling and analysis of manufacturing variations', Proc. Custom Integrated Circuit Conf., 2001, p. 223–228.
-
17)
-
Cheng, B., Roy, S., Asenov, A.: `The impact of random doping effects on SRAM cell', European Solid State Circuits Conf. (ESSCIRC), 2004, p. 219–222.
-
18)
-
A.A. Mutlu ,
M. Rahman
.
Statistical methods for the estimation of process variation effects on circuit operation.
IEEE Trans. Electron. Packag. Manuf.
,
364 -
375
-
19)
-
Semiconductor Industry Association: ‘International Technology Road map for Semiconductors (ITRS)’, 2009, http://public.itrs.net.
-
20)
-
(2003)
Two-dimensional device simulation program.
-
21)
-
S. Shedabale ,
H. Ramakrishnan ,
G. Russell ,
A. Yakovlev ,
S. Chattopadhyay
.
Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach.
IET Circuits Devices Syst.
,
451 -
464
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0110
Related content
content/journals/10.1049/iet-cds.2010.0110
pub_keyword,iet_inspecKeyword,pub_concept
6
6