Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Alpha-particle-induced effects in partially depleted silicon on insulator device: with and without body contact

Alpha-particle-induced effects in partially depleted silicon on insulator device: with and without body contact

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

With the continuous downscaling of CMOS technologies, reliability has become one of the major bottlenecks in the evolution of next generation systems. The radiation-induced soft errors have become one of the most important and challenging failure mechanisms in the modern semi-conductor devices. The authors present an in-depth analysis of alpha-particle-induced effects in deep submicron partially depleted silicon on insulator (PD-SOI) device. Device with body contact as well as device without body contact is analysed. The process and device simulations are done with the latest models. Electrical parameter extraction under different energies of an alpha particle is carried out.

References

    1. 1)
    2. 2)
      • F.T. Brady , B. Keshavan , L. Rockett . Evaluation of the performance and reliability of a 1MB SRAM on fully-depleted SOI. Proc. IEEE Int. SOI Conf. , 129 - 130
    3. 3)
      • Synopsys TCAD User Manuals, available at: http://www.synopsys.com/products/tcad/tcad.html.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • J.B. Kuo , S-C. Lin . (2001) Low voltage SOI CMOS VLSI devices and circuits.
    8. 8)
      • Y. Wada , K. Nii , H. Kuriyama , S. Maeda , K. Ueda , Y. Matsuda . A 128Kb SRAM with soft error immunity for 0.35 µm SOI-CMOS embedded cell arrays. Proc. IEEE Int. SOI Conf. , 127 - 128
    9. 9)
    10. 10)
    11. 11)
      • D. Ratter . FPGAs on Mars. Xcell J. , 8 - 11
    12. 12)
    13. 13)
    14. 14)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0080
Loading

Related content

content/journals/10.1049/iet-cds.2010.0080
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address