Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

High-performance simulator for digital audio class D amplifiers

High-performance simulator for digital audio class D amplifiers

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new transient analysis simulator for digital class D amplifiers, which significantly reduces the simulation time (more than ten-fold), and which provides an accurate and robust audio performance analysis, is presented in this study. This simulator, called a hybrid simulator, is of special interest because it provides a better compromise between time and accuracy when compared with previous work. This simulator consists in keeping the most representative states of the transient simulation to process an optimal simulation. The results obtained by this new technique are compared with standard transient simulations (Eldo) and with experimental measurements. The circuit under test has been designed on 0.13 µm CMOS technology and, an FPGA is used for digital modulator implementation.

References

    1. 1)
      • Yamamoto, K., Shinohara, K., Ohga, H.: `Effect of parasitic capacitance of power device on output voltage deviation during switching dead time in PWM inverter', IEEE Power Conversion Conf., August 1997, Nagaoka.
    2. 2)
      • Shu, W., Chang, J.S., Ge, T., Tan, M.T.: `Fourier series analysis for nonlinearities due to the power supply noise in open-loop class D amplifiers', IEEE Asia Pacific Conf. on Circuits and Systems APCCAS, 4–7 December 2006, p. 720–723.
    3. 3)
      • Pillonnet, G., Chiollaz, M., Abouchi, N., Marguery, P.: `Reduction of power stage THD by adding output capacitance', 27 AES Int. Conf., September 2005.
    4. 4)
      • Nyboe, F., Risbo, L., Andreani, P.: `Time domain analysis of open loop distortion in class D amplifier output stages', 27thInt. AES Conf., September 2005.
    5. 5)
      • B.-H. Gwee , J.S. Chang , Li. Huiyun . A micropower low-distortion digital pulsewidth modulator for a digital class D amplifier. IEEE Trans. Circuits Syst. II , 4 , 245 - 256
    6. 6)
      • Hiorns, R.E., Goldberg, J.M., Sandler, M.B.: `Design limitations for digital audio power amplification', IEE Colloquium on Digital Audio Signal Processing, 1991, p. 4/1–4/4.
    7. 7)
      • Tan, M.-T., Chua, H.-C., Gwee, B.-H., Chang, J.S.: `An investigation on the parameters affecting total harmonic distortion in class D amplifier', IEEE Int. Symp. on Circuits and Systems ISCAS, 28–31 May 2000, Geneva, 4, p. 193–196.
    8. 8)
      • C.M. Wu , W.H. Lau , H. Chang . Analytical technique for calculating the output harmonics of an H-Bridge inverter with dead time. IEEE Trans. Fundam. Theory Appl. , 5 , 617 - 627
    9. 9)
      • T. Ge , J.S. Chang . Bang–Bang control class-D amplifiers: power-supply noise. IEEE Trans. Circuits Syst. II , 8 , 723 - 727
    10. 10)
      • Nielsen, K.: `Linearity and efficiency performance of switching audio power amplifier output stages – a fundamental analysis', 105 AES Convention, 1998, San Francisco.
    11. 11)
      • K. Kang , J. Roh , Y. Choi , H. Roh , H. Nam , S. Lee . Class-D audio amplifier using 1-bit fourth-order delta-sigma modulation. IEEE Trans. Circuits Syst. II , 8 , 728 - 732
    12. 12)
      • Risbo, L., Morch, T.: `Performance of an all-digital power amplification system', 104thAES Convention, May 1998.
    13. 13)
      • Nyboe, F., Risbo, L., Andreani, P.: `Efficient performance simulation of class D amplifier output stages', Norchip Conf., November 2005.
    14. 14)
      • Foong, H.C., Tan, M.T.: `An analysis of THD in class D amplifiers', IEEE Asia Pacific Conf. on Circuits and Systems APCCAS, 4–7 December 2006, p. 724–727.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2008.0348
Loading

Related content

content/journals/10.1049/iet-cds.2008.0348
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address