© The Institution of Engineering and Technology
The new structure of electrically erasable programmable read-only memory (EEPROM), using a capacitor of stacked metal-insulator-metal (MIM) and n-well, is proposed. The oxide capacitance in the n-well region is effectively applied without sacrificing the cell area and the control gate coupling ratio. Therefore, for the same program-voltage rating, the proposed cell allows the EEPROM to have a higher speed handling capability even with a quite small cell size. Measured results show that the programming speed of the proposed cell is almost the same as that of the conventional MIM control gate cell. In an endurance test of 10 000 program/erase cycles, the shift of program threshold voltage is found to be 1.4 V without degradation of read currents.
References
-
-
1)
-
H.-C. Sung ,
T.F. Lei ,
T.-H. Hsu ,
S.W. Wang ,
Y.-C. Kao ,
Y.-T. Lin ,
C.S. Wang
.
Novel single-poly EEPROM with damascene control-gate structure.
IEEE Electron Device Lett.
,
10 ,
770 -
772
-
2)
-
C. Kuo ,
T.-J. King ,
C. Hu
.
Bias polarity dependent effects of P+ floating gate EEPROMs.
IEEE Trans. Electron Devices
,
2 ,
282 -
285
-
3)
-
K. Ohsaki ,
N. Asamoto ,
S. Takagaki
.
A single poly EEPROM cell structure for use in standard CMOS processes.
IEEE J. Solid-State Circuits
,
3 ,
331 -
336
-
4)
-
K.-Y. Na ,
Y.-S. Kim
.
High performance single polysilicon EEPROM with stacked MIM capacitor.
IEEE Electron Device Lett.
,
4 ,
294 -
296
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20091786
Related content
content/journals/10.1049/el_20091786
pub_keyword,iet_inspecKeyword,pub_concept
6
6