Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Basic operation of novel ferroelectric CMOS circuits

Basic operation of novel ferroelectric CMOS circuits

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A nonvolatile ferroelectric complementary metal-oxide-semiconductor (CMOS) circuit with both logic and memory functions is proposed as a new application of ferroelectric field effect transistors. The logic and memory operations of a NOT-logic ferroelectric CMOS device is demonstrated. Nondestructive readings of high and low output voltage levels of the device were performed. Data retention was measured up to105 s (1.2 days).

Inspec keywords: CMOS integrated circuits; logic circuits; field effect transistors; ferroelectric devices

Other keywords: complementary metal-oxide-semiconductor circuit; NOT-logic ferroelectric CMOS device; ferroelectric field effect transistors; logic function; nonvolatile ferroelectric CMOS circuit; memory function

Subjects: Insulated gate field effect transistors; CMOS integrated circuits; Logic circuits; Ferroelectric devices

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
      • J.L. Moll , Y. Tarui . A new solid state memory resistor. IEEE Trans. Electron Devices , 338 - 339
    5. 5)
      • M. Takahashi , S. Sakai . Self-aligned-gate metal/ferroelectric/insulator/semiconductor field-effect transistors with long memory retention. Jpn. J. Appl. Phys. , 25 , L800 - L802
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20083230
Loading

Related content

content/journals/10.1049/el_20083230
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address