© The Institution of Engineering and Technology
The longitudinal junction termination technique by multiple floating buried-layers for the lateral double-diffused MOSFET (LDMOST) is presented. In off-state, the space charges in the buried-layers generate a new electric field, and this field reduces the electric field peak at the main junction. The potential contours distribute more uniformly than those of the conventional LDMOST. Simulation results show that the breakdown voltage of the proposed structure is 1776 V, compared to 841 V of the conventional LDMOST with the same 120 µm drift length.
References
-
-
1)
-
J.B. Cheng ,
B. Zhang ,
Z.J. Li
.
A novel 1200 V LDMOSFET with floating buried-layer in substrate.
IEEE Electron Devices
,
6 ,
645 -
647
-
2)
-
Kim, M.H., Kim, J.J., Choi, Y.S., Jeon, C.K., Kim, S.L., Kang, H.S., Song, C.S.: `A low on resistance 700 V charge balanced LDMOS with intersected WELL structure', Proc. ISPSD, April 2003, p. 220–223.
-
3)
-
J.A. Appels ,
H.M.J. Vaes
.
High voltage thin layer devices (RESURF devices).
IEDM
,
238 -
241
-
4)
-
S. Hardikar
.
Realizing high-voltage junction isolated LDMOS transistors with variation in lateral doping.
IEEE Trans. Electron Devices
,
2223 -
2228
-
5)
-
S.G. Nassif-Khalil ,
C. Ander ,
T. Salama
.
Super-junction LDMOS on a silicon-on-sapphire substrate.
IEEE Trans. Electron Devices
,
1385 -
1391
-
6)
-
M. Qiao ,
B. Zhang ,
Z.J. Li ,
J. Fang
.
Analysis of back-gate effect on breakdown behaviour of over 600V SOI LDMOS transistors.
Electron. Lett.
,
22 ,
1231 -
1233
-
7)
-
B. Zhang ,
B.X. Duan ,
Z.J. Li
.
Breakdown voltage analysis of a REBULF LDMOS structure with an n+-floating layer.
Chin. J. Semiconduct.
,
4 ,
730 -
734
-
8)
-
J. He ,
R. Huang ,
X. Zhang ,
Y.Y. Wang ,
X.B. Chen
.
Analytical model of three-dimensional effect on voltage and edge peak field distributions and optimal space for planar junction with a single field limiting ring.
Solid-State Electron.
,
1 ,
79 -
85
-
9)
-
TMA MEDICI 4.2., Palo Alto, CA: Technology Modeling Associates Inc..
-
10)
-
S.G. Nassif-Khalil ,
L.Z. Hou ,
C.A.T. Salama
.
SJ/RESURF LDMOS.
IEEE Trans. Electron Devices
,
1185 -
1191
-
11)
-
S. Hardikar ,
R. Tadikonda ,
D.W. Green ,
K.V. Vershinin ,
E.M.S. Narayanan
.
Realizing high-voltage junction isolated LDMOS transistors with variation in lateral doping.
IEEE Trans. Electron Devices
,
7 ,
2223 -
2228
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20081083
Related content
content/journals/10.1049/el_20081083
pub_keyword,iet_inspecKeyword,pub_concept
6
6