© The Institution of Engineering and Technology
A sub-1 V operating SRAM based on the dual-boosted cell technique is described. For each read/write cycle, the wordline and cell power node of selected SRAM cells are boosted into two different voltage levels. This technique enhances the read static noise margin (SNM) to a sufficient amount without an increase of cell size. It also improves the SRAM circuit speed owing to an increase of the cell readout current. A 0.18 µm 256 kbit SRAM macro has been fabricated with the proposed technique, which demonstrated: 0.8 V operation with 50 MHz while consuming a power of 65 µW/MHz; 400 mV read SNM at 0.8 V power supply; and a reduction by 87% in bit-error rate compared with that of a conventional SRAM.
References
-
-
1)
-
K. Zhang
.
A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply.
IEEE J. Solid-State Circuits
,
146 -
151
-
2)
-
H. Morimura ,
N. Shibata
.
A step-down boosted-wordline scheme for 1-V battery-operated fast SRAM's.
IEEE J. Solid-State Circuits
,
1220 -
1227
-
3)
-
E. Seevinck ,
F.J. List ,
J. Lohstroh
.
Static-noise margin analysis of MOS SRAM cells.
IEEE J. Solid-State Circuits
,
748 -
754
-
4)
-
M. Yamaoka
.
90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique.
IEEE J. Solid-State Circuits
,
705 -
711
-
5)
-
M. Yamaoka ,
K. Osada ,
K. Ishibashi
.
0.4-V logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage scheme.
IEEE J. Solid-State Circuits
,
934 -
940
-
6)
-
K. Takeda
.
A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications.
IEEE J. Solid-State Circuits
,
113 -
121
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20073298
Related content
content/journals/10.1049/el_20073298
pub_keyword,iet_inspecKeyword,pub_concept
6
6