Low-power pulse-width-modulated neuromorphic spiking circuit allowing signed double byte data transfer along a single channel

Low-power pulse-width-modulated neuromorphic spiking circuit allowing signed double byte data transfer along a single channel

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new design methodology is presented for outputting digital information from asynchronous analogue circuits, which allows signed frequency encoded signal transfer along a single channel. The circuit outputs data as a series of rate and pulse-width encoded spikes: pulse-width modulation is used to represent vector and pulse frequency modulation is used to represent magnitude symbiotically. This technique can be used to increase the bandwidth of multiplexed neural signals, such as for address event registration, or by using a time-to-first-spike system, to multiplex signals on a single channel. Additionally, feedback has been used to improve the switching speed of current starved inverters, reducing their power consumption by over an order of magnitude.


    1. 1)
      • C. Mead . (1989) Analog VLSI and neural systems.
    2. 2)
      • C.A. Mead , M.A. Mahowald . A silicon model of early visual processing,. Neural Netw. , 91 - 97
    3. 3)
      • J.G. Nicholls , A.R. Martin , B.G. Wallace . (1992) From neuron to the brain.
    4. 4)
    5. 5)
      • Bo, L., Frenzel, J.F.: `A CMOS neuron for VLSI circuit implementation of pulsed neural networks', 28thAnnual Conf. of the IEEE Industrial Electronics Society (IECON 02), 2002, 4, p. 3182–3185.
    6. 6)
      • S. Rahul , F.L. Richard , M. Carver . A low-power wide-dynamic-range analog VLSI cochlea. Analog Integr. Circuits Signal Process. , 245 - 274
    7. 7)
    8. 8)
      • W. Maass , C.M. Bishop . (1999) Pulsed neural networks.
    9. 9)
    10. 10)
      • Y. Ota , B.M. Wilamowski . Analog implementation of pulsecoupled neural networks. IEEE Trans. Neural Netw , 539 - 544
    11. 11)
      • R. VanRullen , R. Guyonneau , S.J. Thorpe . Spike times make sense. Trends Neurosci. , 1 - 4
    12. 12)
      • S. Chen , A. Bermak . A low power CMOS imager based on time-to first-spike encoding and fair AER. IEEE Int. Symp. on Circuits and Systems (ISCAS) , 5306 - 5309

Related content

This is a required field
Please enter a valid email address