http://iet.metastore.ingenta.com
1887

Selective oxidation fin channel MOSFETs with low source/drain series resistance

Selective oxidation fin channel MOSFETs with low source/drain series resistance

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Novel selective oxidation fin channel MOSFETs (SoxFETs) have been developed for fabricating fin channel MOSFETs with low source/drain (S/D) series resistance. Using this technique, SoxFETs have the surround gate structure and gradually increased S/D extension regions. The new structure demonstrates a 74% reduction in S/D series resistance compared with the control device. It was also found that the SoxFET behaved better than the control device in current drivability by suppressing subthreshold swing and drain induced barrier lowering characteristic degradation.

References

    1. 1)
      • Monfray, S., Skotniki, T., Morand, Y., Descombes, S., Coronel, P., Mazoyer, P., Harrison, S., Ribot, P., Talbot, A., Dutartre, D., Haond, M., Palla, R., Le Friec, Y., Leverd, F., Nier, M.E., Vizioz, C., Louis, D.: `50 nm-gate all around (GAA)—silicon on nothing (SON)—devices: a simple way to cointegration of GAA transistors with bulk MOSFET process', VLSI Tech. Symp, 2002, p. 108–109.
    2. 2)
    3. 3)
      • D. Hisamoto , W.-C. Lee , J. Kedzierski , H. Takeuchi , K. Asano , C. Kuo , E. Anderson , T.-J. King , J. Bokor , C. Hu . FinFET—a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans. Electron Devices , 12 , 2320 - 2325
    4. 4)
    5. 5)
      • Y.-K. Choi , N. Lindert , P. Xuan , S. Tang , D. Ha , E. Anderson , T.-J. King , J. Bokor , C. Hu . Sub-20 nm CMOS FinFET technologies. IEDM Tech. Dig. , 2 - 5
    6. 6)
    7. 7)
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20070922
Loading

Related content

content/journals/10.1049/el_20070922
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address