© The Institution of Engineering and Technology
The engineered trap layer with nanocrystal and high-k blocking oxide are applied to the FinFET structure. The increased trap density of the hybrid nanocrystal trap layer and the enhanced leakage reduction of AlxOy are proposed as a dominant role of the larger program and erase window of 8.3 V which is applicable to the MLC Flash memory device.
References
-
-
1)
-
H. Coffin ,
C. Bonafos ,
S. Schamm ,
M. Carrada ,
N. Cherkashin ,
G.B. Assayag ,
P. Dimitrakis ,
P. Normand ,
M. Respaud ,
A. Claverie
.
Si nanocrystals by ultra-low energy ion implantation for non-volatile memory applications.
Mater. Sci. Eng.
,
499 -
503
-
2)
-
T.Z. Lu ,
M. Alexe ,
R. Scholz ,
V. Talelaev ,
M. Zacharias
.
Multilevel charge storage in silicon nanocrystal multilayers.
Appl. Phys. Lett.
-
3)
-
S.S. Kim ,
W.J. Cho ,
C.G. Ahn ,
K. Im ,
J.H. Yang ,
I.B. Baek ,
S. Lee ,
K.S. Lim
.
Fabrication of fin field-effect transistor silicon nanocrystal floating gate memory using photochemical vapor deposition.
Appl. Phys. Lett.
-
4)
-
C.Y. Ng ,
T.P. Chen ,
D. Sreeduth ,
Q. Chen ,
L. Ding ,
A. Du
.
Silicon nanocrystal-based non-volatile memory devices.
Thin Solid Films
,
25 -
27
-
5)
-
Kim, K., Choi, J.H., Choi, J., Jeong, H.S.: `The future prospect of nonvolatile memory', IEEE Int. Symp. on VLSI-TSA, 2005, Tech. Dig., p. 88–94.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20070605
Related content
content/journals/10.1049/el_20070605
pub_keyword,iet_inspecKeyword,pub_concept
6
6