© The Institution of Engineering and Technology
A new statistical simulation methodology under process variations in deep sub-micron technology is described. By dividing the overall memory system into sub-blocks and running Monte Carlo simulations locally, significant reduction in the statistical simulation time is achieved. A novel methodology to combine the simulation results and accurately predict the read access failure of the overall system is also presented. This allows allocation of design margins and setting of design guidelines for each sub-block in the early design stage.
References
-
-
1)
-
Heald, R., Wang, P.: `Variability in Sub-100 nm SRAM Designs', IEEE/ACM ICCAD, November 2004, p. 347–352.
-
2)
-
M. Eisele ,
J. Berthold ,
D. Schmitt-Landsiedal ,
R. Mahnkopf
.
The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
4 ,
360 -
368
-
3)
-
S. Mukhopadhyay ,
H. Mahmoodi ,
K. Roy
.
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS.
IEEE Trans. Comput.-Aided Des.
,
12 ,
1859 -
1880
-
4)
-
A. Asenov ,
A. Brown ,
J. Davies ,
S. Kaya ,
G. Slavcheva
.
Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs.
IEEE Trans. Electron Devices
,
9 ,
1837 -
1852
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20070394
Related content
content/journals/10.1049/el_20070394
pub_keyword,iet_inspecKeyword,pub_concept
6
6