Single phase clock scheme for mobile logic gates

Access Full Text

Single phase clock scheme for mobile logic gates

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

Many logic circuit applications of resonant tunnelling diodes are based on the MOnostable-BIstable Logic Element (MOBILE). Cascaded MOBILE gates are operated in a pipelined fashion using a four phase overlapping clocking scheme. To improve the robustness of MOBILE networks, a simpler clock scheme is desirable. It is demonstrated that a network of MOBILE gates can be operated with a single clocked bias signal. Both schemes are compared.

Inspec keywords: logic gates; timing; resonant tunnelling diodes

Other keywords: logic circuit; single phase clock scheme; monostable-bistable logic element; resonant tunnelling diodes; mobile logic gates; cascaded mobile gates; overlapping clocking scheme

Subjects: Logic circuits; Semiconductor logic elements

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20062393
Loading

Related content

content/journals/10.1049/el_20062393
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading