Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Variability-insensitive scheme for NAND flash memory interfaces

Variability-insensitive scheme for NAND flash memory interfaces

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

  • Author(s): C.-I. Son 1 ; S. Yoon 2 ; S.W. Chung 3 ; C.-I. Park 4 ; E.-Y. Chung 1
    • View affiliations
    • Affiliations: 1: School of Electrical and Electronic Engineering, Yonsei University, Seodaemun-gu, Korea
      2: School of Electrical and Electronic Engineering, Intel Corporation, Santa Clara, USA
      3: Division of Computer and Communication Engineering, Korea University, Anam-dong, Seongbuk-Gu, Korea
      4: Flash Memory Software Group, Samsung Electronics CO., Ltd, Hwasung-City, Korea
  • Source: Volume 42, Issue 23, 9 November 2006, p. 1335 – 1337
    DOI:  10.1049/el:20062239 , Print ISSN 0013-5194, Online ISSN 1350-911X
© The Institution of Engineering and Technology
Published

A novel NAND flash memory interface (NFMI) scheme to cope with uncertainty due to process, voltage and temperature (PVT) variations is proposed. The new NFMI scheme introduces a signal called data valid strobe to replace the signal read enable bar, which is a read strobe in the standard NFMI protocol. Experimental results show that the proposed scheme is insensitive to PVT variations, unlike the existing NFMI scheme, and hence substantially increases system performance as well as reliability.

Inspec keywords: flash memories; system buses; NAND circuits

Other keywords: variability-insensitive scheme; temperature variations; process variation; read strobe; voltage variation; data valid strobe; NAND flash memory interfaces

Subjects: Logic and switching circuits; Semiconductor storage; Memory circuits; Logic circuits; System buses

References

    1. 1)
      • Kim, S.-Y., Jung, S.-I.: `A log-based flash translation layer for large NAND flash memory', 8thInt. Conf. on Advanced Communication Technology, 2006. ICACT, February 2006, 3, p. 1641–1644.
    2. 2)
      • Samsung Electronics Company: ‘K9F1G08U0A 128M×8-bit NAND flash memory data sheet V1.0’, January 2006.
    3. 3)
      • Kim, H., Won, Y.: `MNFS: mobile multimedia file system for NAND flash based storage device', 3rdIEEE Consumer Communications and Networking Conf. (CCNC), January 2006, 1, p. 208–212.
    4. 4)
      • Huang, W.-T., Chen, C.-T., Chen, Y.-S., Chen, C.-H.: `A compression layer for NAND type flash memory systems', 3rdInt. Conf. on Information Technology and Applications (ICITA), July 2005, 1, p. 599–604.
    5. 5)
      • Hwang, C.G.: `Where does memory go in the 21C?', Symp. on VLSI Circuits Dig. Tech. Pprs, 2000, p. 88–91.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20062239
Loading

Related content

content/journals/10.1049/el_20062239
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address