© The Institution of Engineering and Technology
A low-power-consumption (26.93 mW) 32 GHz (Ka-band) low noise amplifier (LNA) using standard 0.18 µm CMOS technology is reported. To achieve sufficient gain, this LNA is composed of three cascaded common-source stages. The output of each stage is loaded with a bandpass (or a highpass) combination of L and C to provide parallel resonance, i.e. to maximise the gain, at the design frequency. This LNA achieved input return loss (S11) of −13.3 dB, output return loss (S22) of −13.4 dB, forward gain (S21) of 10.2 dB and reverse isolation (S12) of −19.1 dB at 32 GHz. This LNA consumed only a small DC power of 26.93 mW. The chip area is only 740×500 µm, excluding the test pads.
References
-
-
1)
-
K.W. Yu ,
Y.L. Lu ,
D.C. Chang ,
V. Liang ,
M.F. Chang
.
K-band low-noise amplifiers using 0.18 µm CMOS technology.
IEEE Microw. Wirel. Compon. Lett.
,
3 ,
106 -
108
-
2)
-
R. Fujimoto ,
K. Kojima ,
S. Otaka
.
A 7-GHz 1.8-dB NF CMOS low-noise amplifier.
IEEE J. Solid-State Circuits
,
7 ,
852 -
856
-
3)
-
H.-W. Chiu ,
S.-S. Lu ,
Y.-S. Lin
.
A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption.
IEEE Trans. Microw. Theory Tech.
,
3 ,
813 -
824
-
4)
-
C.B. Sia ,
B.H. Ong ,
K.S. Yeo ,
J.G. Ma ,
M.A. Do
.
Accurate and scalable RF interconnect model for silicon-based RFIC applications.
IEEE Trans. Microw. Theory Tech.
,
9 ,
3035 -
3044
-
5)
-
Westerwick, E.H.: `A 5 GHz band CMOS low noise amplifier with a 2.5 dB noise figure', 2001 IEEE VLSI-TSA Int. Symp., 2001, p. 224–227.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20061235
Related content
content/journals/10.1049/el_20061235
pub_keyword,iet_inspecKeyword,pub_concept
6
6