Linearisation of MOS resistors using capacitive gate voltage averaging
- « Previous Article
- Table of contents
- Next Article »
A compact implementation of a scheme to improve linearity of MOS resistors is introduced. It is based on capacitive gate voltage averaging in conjunction with large resistive biasing elements implemented using MOS transistors operating in subthreshold. Experimental results from a test chip in 0.5 µm CMOS technology are shown that verify the proposed technique.