Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Linearisation of MOS resistors using capacitive gate voltage averaging

Linearisation of MOS resistors using capacitive gate voltage averaging

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A compact implementation of a scheme to improve linearity of MOS resistors is introduced. It is based on capacitive gate voltage averaging in conjunction with large resistive biasing elements implemented using MOS transistors operating in subthreshold. Experimental results from a test chip in 0.5 µm CMOS technology are shown that verify the proposed technique.

References

    1. 1)
      • M. Bikumandla , J. Ramírez-Angulo , C. Urquidi , R.G. Carvajal , A.J. López-Martín . Biasing CMOS amplifiers using MOS transistors in subthreshold region. IEICE Electronics Express , 12 , 339 - 345
    2. 2)
      • R. Gregorian , G.C. Temes . (1986) Analog MOS integrated circuits and signal processing.
    3. 3)
    4. 4)
    5. 5)
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20050565
Loading

Related content

content/journals/10.1049/el_20050565
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address