Your browser does not support JavaScript!

Operation of single transistor type ferroelectric random access memory

Operation of single transistor type ferroelectric random access memory

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Verification was sought for the memory operation of a single transistor type ferroelectric random access memory (1T type FeRAM) with a circuit model for a memory cell transistor combined with a precharged capacitive decoupling sensing scheme. The wiring scheme of the 1T type FeRAM array was also proposed based on the operation of the fabricated memory cell transistor. As a result, the memory operation of 1T type FeRAM was confirmed at a low current level with high sensing speed and no reference cell, and the design and verification of the full chip were achieved.


    1. 1)
    2. 2)
    3. 3)
      • S.I. Shim , Y.S. Kwon , S.I. Kim , Y.T. Kim , J.H. Park . Selective etching process of SrBi2Ta2O9 and CeO2 for self-aligned ferroelectric gate transistor. J. Vac. Sci. Technol. A. , 4 , 1559 - 1563
    4. 4)

Related content

This is a required field
Please enter a valid email address