Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Analytical cascode model of buried-gate SiC MESFETs

Analytical cascode model of buried-gate SiC MESFETs

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A cascode model is proposed to analyse current-voltage and cutoff frequency characteristics of the buried-gate device. A high saturation current of the buried-gate device is associated with the short channel FET representing the buried region. Two unsaturated side FETs result in a relatively lower cutoff frequency of the buried-gate device compared to the gate-recessed one.

References

    1. 1)
      • R. Darling . Distributed numerical modeling of dual-gate GaAs MESFET's. IEEE Trans. Electron Devices , 9 , 1351 - 1360
    2. 2)
    3. 3)
      • T. Furutsuka , M. Ogawa , N. Kawamura . GaAs dual-gate MESFET's. IEEE Trans. Electron Devices , 6 , 580 - 586
    4. 4)
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20040169
Loading

Related content

content/journals/10.1049/el_20040169
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address