A proposal to improve the low access bandwidth of conventional one-port caches by utilising a multi-bank structure with distributed crossbar to increase port number at small additional area cost is presented. This enables combination of data and instruction caches into a single multi-port cache as well as different wordlength for each port. Through dynamically scheduling the storage space used for data and instructions, 25% smaller storage capacity is sufficient for a given maximum cache-miss probability.
References
-
-
1)
-
Burger, D., Austin, T.: `The SimpleScalar tool set Version 2.0', 1342, Tech., 1997.
-
2)
-
H.J. Mattausch ,
K. Kishi ,
T. Gyoten
.
Area-efficient multiport SRAMs for on-chip data-storage with high random access bandwidth and large storage capacity.
IEICE Trans. Electron.
,
37 ,
410 -
417
-
3)
-
H.J. Mattausch
.
Hierarchical architecture for area-efficient integrated N-port memories with latency-free multi-gigabit per second access bandwidth.
Electron. Lett.
,
17 ,
1441 -
1443
-
4)
-
Fukae, S., Omori, N., Mattausch, H.J., Koide, T., Inoue, T., Hironaka, T.: `Optimized bank-based multi-port memories through a hierarchical multi-bank structure', Proc. Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI), 2003, p. 323–330.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20040130
Related content
content/journals/10.1049/el_20040130
pub_keyword,iet_inspecKeyword,pub_concept
6
6