A novel magnetic random access memory cell consisting of a magneto-tunnel junction (MTJ) and tunnel diode connected in parallel is described. The negative differential resistance characteristics of the tunnel diode were used to increase the tunnelling magneto-resistance (TMR) ratio of the MTJ. The fabricated circuit showed that the TMR ratio was enhanced from its original value of 11 to 103%.
References
-
-
1)
-
J.P.A. Van Der Wagt ,
A.C. Seabaugh ,
E.A. Beam
.
RTD/HFET low standby power SRAM gain cell.
IEEE Electron Device Lett.
,
7 -
9
-
2)
-
J.S. Moodera
.
Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions.
Phys. Rev. Lett.
,
16 ,
3273 -
3276
-
3)
-
T. Uemura ,
T. Baba
.
A three-valued D-flip-flop and shift register using multiple-junction surface tunnel transistors.
IEEE. Trans. Electron. Devices
,
8 ,
1336 -
1340
-
4)
-
P. Mazumder
.
Digital circuit applications of resonant tunneling devices.
Proc. IEEE
,
664 -
686
-
5)
-
N. Shimizu ,
T. Nagatsuma ,
T. Waho ,
M. Shinagawa ,
M. Yaita ,
M. Yamamoto
.
In0.53Ga0.47As/AlAs resonant tunnelling diodes with switching time of 1.5ps.
Electron. Lett.
,
19 ,
1695 -
1697
-
6)
-
A.T. Hanbicki
.
Nonvolatile reprogrammable logic elements using hybrid resonant tunneling diode-giant magnetoresistance circuits.
Appl. Phys. Lett.
,
8 ,
1190 -
1192
-
7)
-
T.P.E. Broekaert
.
A monolithic 4-bit 2-Gsps resonant tunneling analog-to-digital converter.
IEEE J. Solid State Circuits
,
9 ,
1342 -
1349
-
8)
-
Durlam, M.: `Nonvolatile RAM based on magnetic tunnel junction elements', Proc. ISSCC Dig. Tech. Pprs, February 2000, San Francisco, CA, USA, p. 130–131.
-
9)
-
T. Miyazaki ,
N. Tezuka
.
Giant magnetic tunneling effect in Fe/Al2O3/Fe junction.
J. Magn. Magn. Mater.
,
3 ,
L231 -
L234
-
10)
-
K. Maezawa ,
H. Matsuzaki ,
M. Yamamoto ,
T. Otsuji
.
High-speed and low power operation of a resonant tunneling logic gate MOBILE.
IEEE Electron Device Lett.
,
80 -
82
-
11)
-
Scheuerlein, R.: `A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell', Proc. ISSCC Dig. Tech. Pprs, February 2000, San Francisco, CA, USA, p. 128–129.
-
12)
-
M. Watanabe
.
CaF2/CdF2 double-barrier resonant tunneling diode with high room-temperature peak-to-valley ratio.
Jpn. J. Appl. Phys.
,
L716 -
L719
-
13)
-
Yamaguchi, S., Meguro, A., Suda, Y.: `Si', Proc. Int. Conf. on Solid State Devices and Materials, September 2001, Tokyo, Japan, p. 582–583.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20030991
Related content
content/journals/10.1049/el_20030991
pub_keyword,iet_inspecKeyword,pub_concept
6
6