Your browser does not support JavaScript!

Solution to trapped charge in FGMOS transistors

Solution to trapped charge in FGMOS transistors

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A solution to the problem of charge being trapped on the gate of a floating gate MOS transistor during fabrication is presented. The solution does not alter the floating nature of the gate of the device since it does not use any kind of active or passive device to get rid of the accumulated charge. In addition, it does not require any post-processing techniques such as exposure to UV light and does not require any extra masks.


    1. 1)
    2. 2)
      • Rodriguez-Villegas, E.: `Low voltage and low power analog and digital design with the floating gate MOS transistor (FGMOS)', 2002, PhD, University of Seville, Spain.
    3. 3)
      • E. Rodriguez-Villegas , A. Yufera , A. Rueda . A 1.25 V micropower Gm-C FGMOS filter in weak inversion. IEEE J. Solid-State Circuits
    4. 4)
      • Hasler, P.: `Foundations of learning in analog VLSI', 1997, PhD, California Institute of Technology, Pasadena, CA, USA.
    5. 5)
      • Lai, S.: `Flash memories: where we were and where we are going', Proc. IEEE Int. Electron Devices Mtg, 1998, San Francisco, CA, USA, p. 971–974.
    6. 6)

Related content

This is a required field
Please enter a valid email address