Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Dramatic reduction of gate leakage current in 1.61 nm HfO2 high-k dielectric poly-silicon gate with Al2O3 capping layer

Dramatic reduction of gate leakage current in 1.61 nm HfO2 high-k dielectric poly-silicon gate with Al2O3 capping layer

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The electrical properties of poly-silicon gate MOS capacitors with HfO2 gate dielectric, with and without Al2O3 capping layer, were investigated. Without the capping layer, the experimental results show that an unacceptably high gate leakage current due to the interaction between HfO2 and poly-silicon was observed; while with a thin Al2O3 layer capping on 1.61 nm equivalent oxide thickness (EOT) HfO2 dielectric the gate leakage current density can be reduce to approximately 10−7 A/cm2, which is nearly seven orders (107) in magnitude lower than that of using pure oxide with identical EOT.

References

    1. 1)
      • W. Zhu , T.P. Ma , T. Tamagawa , Y. Di , J. Kim , R. Carruthers , M. Gibson , T. Furukawa . HfO2 and HfAlO for CMOS: thermal stability and current transport. Int. Electron. Devices Mat. Tech. Dig. , 463 - 466
    2. 2)
      • K.J. Hubbard , D.G. Schlom . Thermal stability of binary oxides in contact with silicon. J. Mater. Res. , 2757 - 2776
    3. 3)
      • C. Hobbs , H. Tseng , K. Reid , B. Taylor , L. Dip , L. Hebert , R. Garcia , R. Hegde , J. Grant , D. Gilmer , A. Franke , V. Dhandapani , M. Azrak , L. Prabhu , R. Rai , S. Bagchi , J. Conner , S. Backer , F. Dumbuya , B. Nguyen , P. Tobin . 80 nm poly-Si gate CMOS with HfO2 gate dielectric. Int. Electron. Devices Mat. Tech. Dig. , 651 - 654
    4. 4)
      • , : `International Technology Roadmap for Semiconductors', 1999.
    5. 5)
      • L. Kang , K. Onishi , Y. Jeon , B.H. Lee , C. Kang , W.J. Qi , R. Nieh , S. Gopalan , R. Choi , J.C. Lee . MOSFET devices with polysilicon on single-layer HfO2 high-k dielectrics. Int. Electron. Devices Mat. Tech. Dig. , 35 - 38
    6. 6)
      • Hobbs, C., Dip, L., Reid, K., Gilmer, D., Hegde, R., Ma, T., Taylor, B., Cheng, B., Samavedam, S., Tseng, H., Weddington, D., Huang, F., Farber, D., Schippers, M., Rendon, M., Prabhu, L., Rai, R., Bagchi, S., Conner, J., Backer, S., Dumbuya, F., Locke, J., Workman, D., Tobin, P.: `Sub-quarter micron Si-gate CMOS with ZrO', IEEE Symp. VLSI Technology, 2001, Hsin-Chu, Taiwan, p. 204–207.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20020847
Loading

Related content

content/journals/10.1049/el_20020847
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address