A new, highly compact implementation of general parallel counters (i.e. population counters) with logic depth 2, based on self-timed threshold logic, is presented. The novel feature of the design is the sharing among all threshold gates of a single capacitive network for computing the weighted sum of all input bits. The significance of the result is the reduction by almost 50% in the required number of capacitors. Interconnect routing cost is also reduced, resulting in significantly decreased total area.
References
-
-
1)
-
M.J. Avedillo ,
J.M. Quintana ,
A. Rueda ,
E. Jiménez
.
Low-power CMOS threshold-logic gate.
Electron. Lett.
,
25 ,
2157 -
2159
-
2)
-
R.C. Minnick
.
Linear-input logic.
IRE Trans. Electron. Comput.
,
6 -
16
-
3)
-
H. Özdemir ,
A. Kepkep ,
B. Pamir ,
Y. Leblebici ,
U. Çiliniroǧlu
.
A capacitive threshold-logic gate.
IEEE J. Solid-State Circuits
,
8 ,
1141 -
1149
-
4)
-
P. Celinski ,
J.F. López ,
S. Al-Sarawi ,
D. Abbott
.
Low power, high speed, charge recycling CMOS threshold logic gate.
Electron. Lett.
,
17 ,
1067 -
1069
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20020438
Related content
content/journals/10.1049/el_20020438
pub_keyword,iet_inspecKeyword,pub_concept
6
6