To save power consumption in read-modify-write (RMW) DRAM operation, a bit-wise read-compare-write (RCW) scheme is presented. Its power consumption depends on the number of bits that have to be updated by the bit-wise compare result between the read data and the modified data. If a random bit-wise update ratio is assumed, a 11.6% power saving is achieved when the proposed scheme is applied to the previous design.
References
-
-
1)
-
Y.-H. Park ,
S.-H. Han ,
J.-H. Lee ,
H.-J. Yoo
.
A 7.1 GB/s low power rendering engine in 2D array embedded memory logic CMOS for portable multimedia system.
IEEE J. Solid-State Circuits
,
6 ,
944 -
955
-
2)
-
K. Inoue ,
H. Nakamura ,
H. Kawai
.
A 10 Mb frame buffer memory with Z-compare and A-blend units.
IEEE J. Solid-State Circuits
,
12 ,
1563 -
1568
-
3)
-
Kook, J., Yoo, H.-J.: `A single bit line writing scheme for low power reconfigurable I/O DRAM macro', IEEE European Solid-State Circuit Conference of Digest of Technical Paper, September 2000, p. 420–423.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20020069
Related content
content/journals/10.1049/el_20020069
pub_keyword,iet_inspecKeyword,pub_concept
6
6