Compact central arbiters for memories with multiple read/write ports

Compact central arbiters for memories with multiple read/write ports

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 µm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports.


    1. 1)
      • Gelsinger, P.P.: `Microprocessors for the new millennium: challenges, opportunities, andnew frontiers', ISSCC Dig. Tech. Paper, 2001, p. 22–25.
    2. 2)
      • N.H.E. West , K. Eshraghian . (1993) Principles of CMOS VLSI design.
    3. 3)
      • H.J. Mattausch . Hierarchical architecture for area-efficient N-port memories with latency-freemulti-Gbit/s access bandwidth. Electron. Lett. , 1441 - 1443
    4. 4)
      • H.J. Mattausch , K. Yamada . Application of port-access-rejection probability theory forintegrated N-port-memory architecture optimisation. Electron. Lett. , 861 - 862
    5. 5)
      • H.J. Mattausch , K. Kishi , T. Gyohten . Area-efficient multi-port SRAMs for on-chip data-storagewith high random-access bandwidth and large storage capacity. IEICE Trans. Electron. , 410 - 417

Related content

This is a required field
Please enter a valid email address