A simple yet effective approach to the generation of switch control signals to reduce timing-skew problems in interleaved and double-sampled switch-capacitor circuits is proposed. No additional switches are required and only a minor increase in complexity is needed to generate the clock phase.
References
-
-
1)
-
Y.-C. Jenq
.
Digital spectra of nonuniformly sampled signals: fundamentals and high-speedwaveform digitizers.
IEEE Trans. Instrum. Meas.
,
245 -
251
-
2)
-
Waltari, M., Halonen, K.: `Timing skew insensitive switching for double-sampled circuits', Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 1999, 2, p. 61–64.
-
3)
-
D. Fu ,
K.C. Dyer ,
S.H. Lewis ,
P.J. Hurst
.
A digital background calibration technique for time-interleaved analog-to-digitalconverters.
IEEE J. Solid-State Circuits
,
12 ,
1904 -
1911
-
4)
-
M. Gustavsson ,
N.N. Tan
.
A global passive sampling technique for high-speed switched-capacitortime-interleaved ADCs.
IEEE Trans. Circuits Syst. II
,
9 ,
821 -
831
-
5)
-
K.C. Dyer ,
D. Fu ,
S.H. Lewis ,
P.J. Hurst
.
An analog background calibration technique for time-interleaved analog-to-digitalconverters.
IEEE J. Solid-State Circuits
,
12 ,
1912 -
1919
-
6)
-
C.S.G. Conroy ,
D.W. Cline ,
P.R. Gray
.
An 8-b 85-MS/s parallel pipeline A/D converter in 1-µm CMOS.
IEEE J. Solid-State Circuits
,
4 ,
447 -
454
-
7)
-
Sumanen, L., Waltari, M., Halonen, K.: `A 10-bit 200 MS/s CMOS parallel pipeline A/D converter', Proc. 26th European Solid-State Circuits Conf. (ESSCIRC), Sept. 2000, p. 440–443.
-
8)
-
Park, Y.-I., Soundarapandian, K., Tsay, F., Bartolome, E.: `A 1.8 V, 10-bit, 100 MS/s CMOS pipelined ADC', 2001 IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2001.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20010384
Related content
content/journals/10.1049/el_20010384
pub_keyword,iet_inspecKeyword,pub_concept
6
6