A strategy for testing for data retention faults in CMOS static random access memories (SRAMs) is proposed. Sensing the voltage at one of the data bus lines with a proper design for testability (DFT) reading circuitry enables the fault-free memory cells from any defective cell(s) to be determined. DFT reading circuitry is also proposed. An analysis of the cost of the proposed approach in terms of area, test time and performance degradation is presented.
References
-
-
1)
-
A.J. Van de Goor
.
(1991)
Testing semiconductor memories.
-
2)
-
C. Kuo ,
T. Toms ,
B.T. Neel ,
J. Jelemensky ,
E. Carter ,
P. Smith
.
Soft-defect detection (SDD) technique for a high-reliability CMOS SRAM.
IEEE J. Solid-State Circuits
,
61 -
67
-
3)
-
R. Dekker ,
F. Beenker ,
L. Thijssen
.
A realistic fault model and test algorithms for static random accessmemories.
IEEE Trans.
,
6 ,
567 -
572
-
4)
-
V.H. Champac ,
J. Castillejos ,
J. Figueras
.
IDDQ testing of opens in CMOS SRAMs.
J. Electron. Test. (JETTA)
,
53 -
62
-
5)
-
Meixner, A., Banik, J.: `Weak write test mode: An SRAM cell stability design for test technique', Int. Test Conf., 1996, p. 309–318.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20000855
Related content
content/journals/10.1049/el_20000855
pub_keyword,iet_inspecKeyword,pub_concept
6
6