Implementation of high speed Viterbi detectors

Implementation of high speed Viterbi detectors

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The normal Viterbi architecture and a radix 4 architecture are compared with a parallel ACS version using a latch based storage element. Results obtained using an eight-state EPR4 Viterbi detector show that parallel ACS architectures can provide a high level of performance with modest area requirements.


    1. 1)
      • G.D. Forney . Maximum-likelihood sequence estimation of digital sequences in the presenceof intersymbol interference. IEEE Trans. , 363 - 378
    2. 2)
      • P.J. Black , T.H. Meng . A 140-Mb/s, 32-state, radix-4 Viterbi decoder. IEEE J. Solid-State Circuits , 1877 - 1885
    3. 3)
      • Fettweis, G.P., Karabed, R., Seigel, P., Thapar, H.: `Method and means for detecting partial response waveforms using a modifieddynamic programming heuristic', United States, 5,430,744, 4 July 1995.
    4. 4)
      • H.K. Thapar , A.M. Patel . A class of partial response systems for increasing storage density inmagnetic recording. IEEE Trans. , 5 , 3666 - 3668
    5. 5)
      • A.P. Hekstra . An alternative to metric rescaling in Viterbi decoders. IEEE Trans. , 11 , 1220 - 1222

Related content

This is a required field
Please enter a valid email address