A method for fabricating a back-gate ground plane underneath a thin-film silicon-on-insulator (SOI) MOSFET is described. It is shown by numerical simulation that the formation of the ground plane improves the subthreshold slope and short-channel characteristics of very short-channel devices.
References
-
-
1)
-
M. Horiuchi
.
High-current small-parasitic-capacitance MOSFET on a poly-Si interlayeredSOI wafer.
IEEE Trans. Electron Devices
,
5 ,
1111 -
1115
-
2)
-
Y. Ma ,
D.R. Evans ,
T. Nguyen ,
Y. Ono ,
S.T. Hsu
.
Fabrication and characterization of sub-quarter-micron MOSFETs with acopper gate electrode.
IEEE Electron Device Lett.
,
5 ,
254 -
255
-
3)
-
T. Ernst ,
S. Cristoloveanu
.
The ground-plane concept for the reduction of short-channel effects infully depleted SOI devices.
Electrochem. Soc. Proc.
,
3
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19991390
Related content
content/journals/10.1049/el_19991390
pub_keyword,iet_inspecKeyword,pub_concept
6
6