An architecture for an embedded 8-port SRAM with 256 bit simultaneous horizontal and vertical data access for adjacent or alternate addresses is proposed. This architecture makes possible four kinds of address configurations which are effective in video applications by selecting multiple word lines and one of four bit lines for each column multiplexer. The proposed SRAM provides 25.6 Gbit/s of high bandwidth.
References
-
-
1)
-
P. Pirsch ,
H. Stolberg
.
VLSI implementation of image and video multimedia processing systems.
IEEE Trans. Circuits Syst. Video Technol.
,
7 ,
878 -
891
-
2)
-
A. Silburt ,
R. Phillips ,
G. Gibson ,
P. Diedrich
.
A 180-MHz 0.8-µm BiCMOS modular memory family of DRAM and multiportSRAM.
IEEE J. Solid-State Circuits
,
3 ,
222 -
231
-
3)
-
Chen, L., Jiu, J., Chang, H., Lee, Y., Ku, C.: `Low power 2D DCT chip design for wireless multimedia terminals', IEEE Int. Symp. Circuits and Systems, 1998, 4, p. 41–44.
-
4)
-
T. Masaki ,
Y. Morimoto ,
T. Onoye ,
I. Shirakawa
.
VLSI implementation of IDCT and motion compensator for MPEG2 HDTV videodecoding.
IEEE Trans. Circuits Syst. Video Technol.
,
5 ,
387 -
395
-
5)
-
S. Dutta ,
W. Wolf ,
A. Wolfe
.
A methodology to evaluate memory architecture design tradeoffs for videosignal processors.
IEEE Trans. Circuits Syst. Video Technol.
,
1 ,
36 -
53
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19991248
Related content
content/journals/10.1049/el_19991248
pub_keyword,iet_inspecKeyword,pub_concept
6
6