http://iet.metastore.ingenta.com
1887

Hierarchical architecture for area-efficient integrated N-port memories with latency-free multi-gigabit per second access bandwidth

Hierarchical architecture for area-efficient integrated N-port memories with latency-free multi-gigabit per second access bandwidth

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A two-level hierarchy is exploited for an area-efficient integrated N-port memory architecture, based on 1-port memory cells. The architecture is applicable to all types of dynamic, static and nonvolatile memory. It allows simultaneous read/write access from all ports, with access-rejection probability adjustable to application needs.

References

    1. 1)
      • Sasaki, H.: `Multimedia complex on a chip', ISSCC Dig. Tech. Papers, 1996, p. 16–19.
    2. 2)
      • Nitta, Y.: `A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchicalsquare-shaped memory block and distributed bank architecture', ISSCC Dig. Tech. Papers, 1996, p. 376–377.
    3. 3)
      • K.A. Robbins , S. Robbins . Buffered banks in multiprocessor systems. IEEE Trans. Comput. , 518 - 530
    4. 4)
      • H.J. Mattausch , K. Yamada . Application of port-access-rejection probability theory for integratedN-port memory architecture optimisation. Electron. Lett. , 861 - 862
    5. 5)
      • Yamada, K., Lee, H., Murakami, T., Mattausch, H.J.: `An area-efficient circuit concept for dynamical conflict management ofN-port memories with multi-GBit/saccess bandwidth', Proc. 24th European Solid-State Circuits Conf., 22–24 September 1998, The Hague, Netherlands, p. 140–143.
    6. 6)
      • Gyoten, T., Kishi, K., Tatsumi, Y., Yamada, K., Mattausch, H.J.: `Development of an area-efficient multiport memory by exploiting a newhierarchical architecture', Proc. IEICE General Conference, 25–28 March 1999, Tokyo, Japan, p. 180, in Japanese.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19990974
Loading

Related content

content/journals/10.1049/el_19990974
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address