Stochastic neural scheduler for real-time input-buffered packet switching

Access Full Text

Stochastic neural scheduler for real-time input-buffered packet switching

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A stochastic neural scheduler is presented which can be used to resolve conflicts in an input-buffered switch. It has smaller mean and variance of response time than neural schedulers recently proposed by Leung.

Inspec keywords: packet switching; real-time systems; scheduling; stochastic systems; neural nets

Other keywords: real-time input-buffered packet switching; stochastic neural scheduler; response time; input-buffered switch

Subjects: Other topics in statistics; Other topics in statistics; Communication switching; Communications computing; Neural computing techniques; Statistics

References

    1. 1)
      • M.K. Mehmet-Ali , M. Youssefi , H.T. Nguyen . The performance analysis and implementation of an input access schemein a high-speed packet switch. IEEE Trans. Commun. , 12 , 3189 - 3199
    2. 2)
      • Y.W. Leung . Neural scheduling algorithms for time-multiplex switches. IEEE J. Sel. Areas Commun. , 9 , 1481 - 1487
    3. 3)
      • Y.W. Leung . Neural scheduler for real-time packet switching. Electron. Lett. , 7 , 632 - 633
    4. 4)
      • E.H.L. Aarts . (1989) Simulated annealing and Boltzmann machines.
    5. 5)
      • N. Funabiki , Y. Takefuji . A parallel algorithm for time-slot assignment problems in TDM hierarchicalswitching systems. IEEE Trans. Commun. , 10 , 2890 - 2898
    6. 6)
      • R. Fantacci , M. Forti , M. Marini . A cellular neural network for packetselection in a fast packet switching fabric with input buffers. IEEE Trans. Commun. , 12 , 1649 - 1652
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19990951
Loading

Related content

content/journals/10.1049/el_19990951
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading